

Lattice Radiant Software Known Issues



March 17, 2022

Copyright

Copyright © 2022 Lattice Semiconductor Corporation. All rights reserved. This document may not, in whole or part, be reproduced, modified, distributed, or publicly displayed without prior written consent from Lattice Semiconductor Corporation (“Lattice”).

Trademarks

All Lattice trademarks are as listed at www.latticesemi.com/legal. Synopsys and Synplify Pro are trademarks of Synopsys, Inc. Aldec and Active-HDL are trademarks of Aldec, Inc. Modelsim and Questa are trademarks or registered trademarks of Siemens Industry Software Inc. or its subsidiaries in the United States or other countries. All other trademarks are the property of their respective owners.

Disclaimers

NO WARRANTIES: THE INFORMATION PROVIDED IN THIS DOCUMENT IS “AS IS” WITHOUT ANY EXPRESS OR IMPLIED WARRANTY OF ANY KIND INCLUDING WARRANTIES OF ACCURACY, COMPLETENESS, MERCHANTABILITY, NONINFRINGEMENT OF INTELLECTUAL PROPERTY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL LATTICE OR ITS SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER (WHETHER DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL, INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OF OR INABILITY TO USE THE INFORMATION PROVIDED IN THIS DOCUMENT, EVEN IF LATTICE HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE EXCLUSION OR LIMITATION OF CERTAIN LIABILITY, SOME OF THE ABOVE LIMITATIONS MAY NOT APPLY TO YOU.

Lattice may make changes to these materials, specifications, or information, or to the products described herein, at any time without notice. Lattice makes no commitment to update this documentation. Lattice reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. Lattice recommends its customers obtain the latest version of the relevant information to establish that the information being relied upon is current and before ordering any products.

Type Conventions Used in This Document

Convention	Meaning or Use
Bold	Items in the user interface that you select or click. Text that you type into the user interface.
<i><Italic></i>	Variables in commands, code syntax, and path names.
Ctrl+L	Press the two keys at the same time.
<code>Courier</code>	Code examples. Messages, reports, and prompts from the software.
<code>...</code>	Omitted material in a line of code.
<code>.</code> <code>.</code> <code>.</code>	Omitted lines in code and report examples.
[]	Optional items in syntax descriptions. In bus specifications, the brackets are required.
()	Grouped items in syntax descriptions.
{ }	Repeatable items in syntax descriptions.
	A choice between items in syntax descriptions.

Contents

Lattice Radiant Software Known Issues 7

Design Entry 7

Radiant software main window stops working on Windows 10 when Dell Backup and Recovery software is installed 7

IP Catalog 7

ADC Soft-IP “ADC Clock Divide” value must be a string 7

Modify default INIT value for HardDPHY RX soft IP when running at DPHY v1.1 data rate (≤ 1.5 Gbps) 8

DPHY derating for CrossLink-NX does not work 8

After enabling IP Evaluation, an error message stating License Checkout Failed appears when generating bitstream 9

If PLL IP is regenerated, a warning icon still appears. 9

Radiant software 1.0 Foundation IP can pass Radiant software 2.0 SP1 flow but can't be regenerated with R2.0 SP1 IP Catalog. 9

When generating PLL, calculations are not performed automatically. User must click “Calculate” button before generating PLL. 9

For the Soft MIPI TX mode, the B side result of clock and data are wrong 10

Simulation 10

When simulating Generic DDR, there may be a mismatch in the RTL and post-route simulation. Silicon is not affected. 10

When using Aldec Active-HDL the RTL simulation of DLLDEL will output 'x' for VHDL DDR case when the $\text{clk} < 100\text{MHz}$ 10

Constraints Views 11

Some IO constraints may not work as expected when designed with SystemVerilog 11

For QFN72 package, the SSO data of LVCMOS18 with SLOW SLEWRATE is not correct (too high). 11

Floorplan View: When using the left mouse button to zoom while objects are selected, the selected objects will be lost 11

- Timing Constraint Editor: It is not possible to drag and drop objects from RTL view into the Timing Constraint Editor while in Detach mode on certain computers **11**
- Synthesis **12**
- For some SystemVerilog designs, Synplify Pro fails to identify multi-driven nets and the flow passes with no errors. **12**
 - CSI-2/D-PHY Transmitter IP hangs during Post synthesis/PAR simulations. **12**
 - For SystemVerilog designs using LSE, synthesis fails when “default_nettype” is set to none **12**
 - When Synplify Pro is used for SystemVerilog based designs, some cases may fail when Reveal is inserted **13**
 - Post-syn fails when using Reveal with soft IP ROM **13**
 - Lattice Synthesis Engine (LSE) does not implement async mult **13**
 - The syn_useioff attribute does not work for LSE **13**
 - No warning message issued by Synplify Pro when Synplify encryption key is missing **14**
 - For designs with multiple assignments to same parameter, Synplify Pro synthesis will pick up the first assignment without any warning message. Users may get unexpected results **14**
 - LOC attribute does not work for locating registers for Synplify Pro synthesis **14**
- Implementation Flow **14**
- MAP incorrectly reports number of DPHY and PCIE/ADC resources for CrossLink-NX QFN72 package. **14**
 - NVCM Boot time fluctuates when Osc frequency range strategy setting is set to 'Fast' **15**
 - PCLKDIV doesn't work without DCS **15**
 - MAP does not report correct number of SEIO33 I/Os when sysCONFIG pins are used, and this can cause a resource violation **15**
 - Place & Route (PAR): Some designs may encounter long run times **15**
- Timing Analysis **16**
- PLL output is always 0 with advdataflow and dbg option for Active-HDL and Riviera **16**
 - Hold Time calculation shows user speed grade for setup and hold calculation. **16**
 - If there are overlapping set_clock_uncertainty constraints, the most constraining one will be honored by the Timing engine **16**
- Programming **17**
- When you program a target device with designs involving EBRs with initial data, the initial data programmed into the EBRs may output incorrectly. **17**
 - Programmer software may not work properly if you open two or more Radiant software projects at the same time **17**
- Other Topics **17**
- If you have a Hard IP in the design and are controlling it with Reveal Controller, Reveal Controller logic will overwrite the user logic which controls the Hard IP **17**
 - When Reveal Controller is used for updating the PCS register (reg80) through the controller, it will cause the PCS Register value to be stuck at a value during successive writes. **18**
 - Reveal Eye Opening Diagram cannot be generated on Linux OS **18**

When Reveal is used with mixed language design projects, synthesis may fail using both LSE and Synplify Pro. **18**
Tutorial project source files embedded in Radiant 2.0 software for CrossLink-NX Tutorial are incorrect and cause a synthesis error. **18**

Revision History 20

Lattice Radiant Software Known Issues

This section lists the known issues and workarounds of the Radiant software. Descriptions include the software versions and devices affected. If you are looking for a workaround to a problem, search for related terms including the tool name or a word from an error message, or scan the Contents. If you want issues for a certain version, search for the version number. This will find issues affecting that version and issues fixed in that version of the software.

Design Entry

Radiant software main window stops working on Windows 10 when Dell Backup and Recovery software is installed

When Dell Backup and Recovery software is installed, it conflicts with the Radiant software, and may cause it to stop working.

Workaround: Uninstall Dell Backup and Recovery software.

Versions affected: 1.0

Fixed: 1.1

Devices affected: All

DNG-2303

IP Catalog

ADC Soft-IP “ADC Clock Divide” value must be a string

The parameter `.CLK_DIV` must be passed to the ADC primitive as a string instead of an integer.

Workaround: Modify line 312 of the IP/lifcl/adc_core/lsc_adc_core.v RTL:

From: .CLK_DIV(CLK_DIV)

To: .CLK_DIV(SETUP_CLK_DIV)

Devices affected: CrossLink-NX (LIFCL), Certus-NX (LFD2NX), CertusPro-NX (LFCPNX)

Versions affected: 3.1

Fixed 3.1.1

DNG-12220

Modify default INIT value for HardDPHY RX soft IP when running at DPHY v1.1 data rate (<=1.5 Gbps)

When Hard DPHY is used, the input Tsu/Thd is unbalanced resulting in marginal Tsu performance at line rate <= 1.5 Gbps in this release. The following devices and IP are affected:

Device: Crosslink-NX (LIFCL)

IP: MIPI_DPHY (Hard DPHY, Receive Mode)

Workaround: To satisfy datasheet specification compliance, it is necessary to re-center the Tsu/Thd using the Manual De-Skew Calibration Delay Control feature in the Hard DPHY by performing the following on the generated RTL:

If MIPI_DPHY IP is used as the Receive interface with the Hard DPHY option at Data Rate <= 1.5 Gbps, modify the DPHY module instantiation's hard coded TEST_PATTERN[31:0] parameter setting from "0b00000000000000000000000000000000" (0x00000000) to "0b10000000001000000000000000000000" (0x80200000) in the <instance_name>_ipgen_lssc_mipi_wrapper_rx module inside <instance_name>.v which is located in the RTL files folder of the generated IP.

Devices affected: CrossLink-NX (LIFCL)

Versions affected: 3.1

Fixed 3.1.1

DNG-10731

DPHY derating for CrossLink-NX does not work

For assistance with this issue, please contact Lattice Technical Support.

Versions affected: 2.0, 2.0 SP1

Fixed: 2.1

Devices affected: CrossLink-NX (LIFCL)

DNG-8247

After enabling IP Evaluation, an error message stating License Checkout Failed appears when generating bitstream

Workaround: Click OK on the error message. Bitstream generation should continue as normal.

Versions affected: 2.0, 2.0 SP1

Fixed: 2.1

Devices affected: All

DNG-8932

If PLL IP is regenerated, a warning icon still appears.

After PLL IP is regenerated to the latest version based on a warning icon, the warning icon still appears beside the regenerated IPX file in the File List window > Input Files.

Workaround: Ignore the warning icon after regeneration.

Versions affected: 2.0, 2.0 SP1

Fixed: 2.1

Devices affected: All

DNG-8948

Radiant software 1.0 Foundation IP can pass Radiant software 2.0 SP1 flow but can't be regenerated with R2.0 SP1 IP Catalog.

Workaround: In Radiant 2.0 SP1 Release Notes, refer to "Migrating IPs" section of "Updating Projects from an Earlier Version".

Versions affected: 2.0, 2.0 SP1

Fixed 2.1

Devices affected: iCE40UP

DNG-8955

When generating PLL, calculations are not performed automatically. User must click "Calculate" button before generating PLL.

- ▶ When using the Radiant IP Catalog graphical user interface, if the Calculate button is not clicked before generating PLL, the PLL analog parameter values in the RTL will be incorrect. This affects all designs using PLL, such as GDDR 7:1 Receive Interface and GDDR with enabled PLL instantiation.

Workaround: For configurations that use PLL, click the "Calculate" button before clicking the "Generate" button.

- ▶ If the ipgen command is used to generate PLL, the PLL analog parameter values in the RTL will be incorrect. This affects all designs using PLL,

such as GDDR 7:1 Receive Interface and GDDR with enabled PLL instantiation.

Workaround: For configurations that use PLL, the PLL must be manually generated using the Radiant IP Catalog graphical user interface. Click the "Calculate" button before clicking the "Generate" button.

Devices affected: CrossLink-NX (LIFCL)
Versions affected: 2.0
Fixed: 2.0 SP1
DNG-8701

For the Soft MIPI TX mode, the B side result of clock and data are wrong

For assistance with this issue, please contact Lattice Technical Support.

Versions affected: 2.0
Fixed: 2.0 SP1
Devices affected: CrossLink-NX (LIFCL)
DNG-8199, DNG-8640

Simulation

When simulating Generic DDR, there may be a mismatch in the RTL and post-route simulation. Silicon is not affected.

For assistance with this issue, please contact Lattice Technical Support.
Devices affected: CrossLink-NX (LIFCL), Certus-NX (LFD2NX), Certus-NX-RT (UT24C), CertusPro-NX (LFCPNX), CertusPro-NX-RT (UT24CP)
Versions affected: 2.1, 3.0, 3.1
DNG-9639

When using Aldec Active-HDL the RTL simulation of DLLDEL will output 'x' for VHDL DDR case when the clk < 100Mhz

Workaround: Initialize clk signal as 1'b1 in the test bench and toggle the other signal after a delay of 20 ns.
Versions affected: 2.0, 2.0 SP1
Fixed: 2.1
Devices affected: CrossLink-NX (LIFCL)
DNG-8401

Constraints Views

Some IO constraints may not work as expected when designed with SystemVerilog

For assistance with this issue, please contact Lattice Technical Support.
Devices affected: CrossLink-NX (LIFCL), Certus-NX (LFD2NX)
Versions affected: 2.1, 3.0, 3.1
DNG-9019

For QFN72 package, the SSO data of LVCMOS18 with SLOW SLEWRATE is not correct (too high).

For assistance with this issue, please contact Lattice Technical Support.
Devices affected: CrossLink-NX (LIFCL)
Versions affected: 2.0
Fixed: 2.1
DNG-8378

Floorplan View: When using the left mouse button to zoom while objects are selected, the selected objects will be lost

Workaround: If there are objects selected, zoom using the wheel mouse button or keys Ctrl + and Ctrl – keys
Versions affected: 1.0
Fixed: 1.1
Devices affected: All
DNG-3231.

Timing Constraint Editor: It is not possible to drag and drop objects from RTL view into the Timing Constraint Editor while in Detach mode on certain computers

Workaround: If you run into this issue, use “Attach” mode to drag and drop objects from RTL view into the Timing Constraint Editor.
Versions affected: 1.0
Fixed: 1.1
Devices affected: All
DNG-2728

Synthesis

For some SystemVerilog designs, Synplify Pro fails to identify multi-driven nets and the flow passes with no errors.

Workaround: Check the design for multi-driven nets and run the flow using LSE to verify.

Devices affected: CrossLink-NX (LIFCL), Certus-NX (LFD2NX), CertusPro-NX (LFCPNX)

Versions affected: 3.1

DNG-10132

CSI-2/D-PHY Transmitter IP hangs during Post synthesis/PAR simulations.

For some configurations of CSI-2/DSI D-PHY-TX IP, post-synthesis and post-PAR simulation hangs (runs indefinitely without stopping) when LSE is used.

Workaround: Use Synplify Pro for synthesis and generating the post-PAR netlist if you run into this issue.

Devices affected: CrossLink-NX (LIFCL), Certus-NX (LFD2NX), Certus-NX-RT (UT24C), CertusPro-NX (LFCPNX), CertusPro-NX-RT (UT24CP)

Versions affected: 2.2, 3.0, 3.1

Fixed 3.1.1

DNG-9697

For SystemVerilog designs using LSE, synthesis fails when “default_nettype” is set to none

Workaround: Attempt one of the following:

- ▶ Do not set “default_nettype none” in RTL.
- ▶ Set the top level unit as follows: In Radiant, choose **Project > Active Implementation > Set Top-level Unit**.

Devices affected: CrossLink-NX (LIFCL), Certus-NX (LFD2NX)

Versions affected: 2.1

Fixed: 2.2

DNG-9710

When Synplify Pro is used for SystemVerilog based designs, some cases may fail when Reveal is inserted

For assistance with this issue, please contact Lattice Technical Support.

Devices affected: CrossLink-NX (LIFCL), Certus-NX (LFD2NX)

Versions affected: 2.1

Fixed: 2.2

DNG-9103

Post-syn fails when using Reveal with soft IP ROM

Workaround: If you need to use Reveal with soft-IP ROM, then the data width of the ROM should be no more than 18 bits.

Versions affected: 2.0

Fixed: 2.0 SP1

Devices affected: CrossLink-NX (LIFCL)

DNG-8627

Lattice Synthesis Engine (LSE) does not implement async mult

LSE does not implement async mult. LSE always uses MAC16.

Versions affected: 1.1

Fixed: 2.0

Devices affected: All

DNG-3144

The syn_useioff attribute does not work for LSE

This attribute controls selective register to be pack into I/O pad cell based on timing requirements. LSE "Use IO Registers" Strategy option is set to Auto to use IO registers whenever applicable. Those IO register inferences cannot be individually prevented by the user HDL attribute "syn_useioff = 0".

Versions affected: 1.0, 1.1

Fixed: 2.0

Devices affected: All

DNG-3382

Workarounds (2 options):

1. Use the global option "Use IO Registers = False" in Strategy Manager if the design permits, in which LSE will not pack any register into I/O pad cell unless instantiated.
2. Use Synplify Pro for Lattice synthesis tool

No warning message issued by Synplify Pro when Synplify encryption key is missing

When the encrypted design without a valid key is not be synthesized by Synplify Pro, it should provide a warning message. Note that the encrypted design will still be protected.

Versions affected: 1.1
Fixed: 2.0
Devices affected: All
DNG-5300

For designs with multiple assignments to same parameter, Synplify Pro synthesis will pick up the first assignment without any warning message. Users may get unexpected results

Workaround: Remove any unused assignments and keep the ones with the expected value.

Versions affected: 1.0
Fixed: 1.1
Devices affected: All
DNG-2077

LOC attribute does not work for locating registers for Synplify Pro synthesis

Workaround: Use "ldc_set_location" constraint in .pdc file to set location constraints for registers.

Versions affected: 1.0
Fixed: 1.1
Devices affected: All
DNG-2767

Implementation Flow

MAP incorrectly reports number of DPHY and PCIE/ADC resources for CrossLink-NX QFN72 package.

For assistance with this issue, please contact Lattice Technical Support.

Versions affected: 2.0, 2.1, 3.0, 3.1
Devices affected: CrossLink-NX (LIFCL)
DNG-8297

NVCM Boot time fluctuates when Osc frequency range strategy setting is set to 'Fast'

Workaround: Use 'Medium' setting.

Versions affected: 2.0, 2.0 SP1

Fixed: 2.1

Devices affected: iCE40UP

DNG-6499

PCLKDIV doesn't work without DCS

Work around: The DCS is required for PCLKDIV. The PCLKDIV output drives the CLK0 port of DCS and SEL port of DCS must be tied to GND.

Versions affected: 2.0, 2.0 SP1

Fixed: 2.1

Devices affected: CrossLink-NX (LIFCL)

DNG-8991

MAP does not report correct number of SEIO33 I/Os when sysCONFIG pins are used, and this can cause a resource violation

Workaround: In Radiant software, when enabling sysCONFIG pins in an LIFCL device, you need to set ldc_prohibit constraints on the sysCONFIG pins.

For example:

If you set JTAG_PORT = ENABLE, you need to prohibit usage of 4 JTAG pads: TDI, TCK, TMS, TDO. Those 4 pads are E12, F12, E13, E11 in LIFCL-40 CSBGA289 package.

So, add the following constraints in the design:

```
{noformat}
ldc_prohibit -site E12
ldc_prohibit -site F12
ldc_prohibit -site E13
ldc_prohibit -site E11
{noformat}
```

Versions affected: 2.0

Fixed: 2.0 SP1

Devices affected: CrossLink-NX (LIFCL)

DNG-8636

Place & Route (PAR): Some designs may encounter long run times

Versions affected: 1.0

Fixed: 1.1

Devices affected: All

DNG-3007

Workaround: Turn off the Place & Route Design Strategy “Path-based Placement” option.

Timing Analysis

PLL output is always 0 with advdataflow and dbg option for Active-HDL and Riviera

Workaround: Don't use options advdataflow and dbg to run simulation with Active-HDL.

Versions affected: 2.0

Fixed: 2.0 SP1

Devices affected: CrossLink-NX (LIFCL)

DNG-7752

Hold Time calculation shows user speed grade for setup and hold calculation.

The timing engine uses the user speed grade for both setup and hold calculation. This is not the behavior users of Diamond software are expecting. Future versions of Radiant software will change this behavior to do setup calculation at the user speed grade and hold calculation at the M speed grade.

Versions affected: 1.1

Fixed: 2.0

Devices affected: All

DNG-5651

If there are overlapping set_clock_uncertainty constraints, the most constraining one will be honored by the Timing engine

Here is an example of the issue:

```
set_clock_uncertainty 1.33 -from [get_clocks myclk1] -to [get_clocks myclk2] -setup
```

```
set_clock_uncertainty 3.0 [get_clocks myclk2] -setup
```

In the case above, 3.0 will be applied as the constraint.

Versions affected: 1.0

Fixed: 1.1

Devices affected: All

DNG-2761

Programming

When you program a target device with designs involving EBRs with initial data, the initial data programmed into the EBRs may output incorrectly.

Workaround: Power cycle every time and then re-download.

Devices affected: CrossLink-NX (LIFCL), Certus-NX (LFD2NX), CertusPro-NX (LFCPNX)

Versions affected: 3.1

Fixed 3.1.1

DNG-11514

Programmer software may not work properly if you open two or more Radiant software projects at the same time

When two Radiant software projects are opened at the same time with only one using the imported .xcf file, the Programmer software may not operate properly. Clicking on the Programmer icon for the first project opens the .xcf file. If you subsequently click on the programmer icon of the second project, the Programmer will close the first .xcf file and open the second. The second .xcf file will be empty and Programmer will show an error message.

Workaround: If you need two Radiant software projects opened at the same time, close the first Radiant software project before clicking on the programmer icon of the second project.

Versions affected: 1.0

Fixed: 1.1

Devices affected: All

DNG-2915

Other Topics

If you have a Hard IP in the design and are controlling it with Reveal Controller, Reveal Controller logic will overwrite the user logic which controls the Hard IP

If LMMI bus IP is used as part of your design for dynamic update, it is recommended to not use the Reveal Controller for hard IP because the user design controlling the hard IP will be overwritten by Reveal Controller Logic.

Hard IPs: DPHY, I2CFIFO, PLL, PCS, PCIELL, SGMIICDR

Devices affected: CrossLink-NX (LIFCL), Certus-NX (LFD2NX), Certus-NX-RT (UT24C), CertusPro-NX (LFCPNX), CertusPro-NX-RT (UT24CP)
Versions affected: 3.1
DNG-12253

When Reveal Controller is used for updating the PCS register (reg80) through the controller, it will cause the PCS Register value to be stuck at a value during successive writes.

Workaround: Re-download the bitstream.

Devices affected: CertusPro-NX (LFCPNX), CertusPro-NX-RT (UT24CP)
Versions affected: 3.1
DNG-12235

Reveal Eye Opening Diagram cannot be generated on Linux OS

The eye diagram can only be generated currently in Windows OS and not on any Linux OS (Ubuntu, CentOS, RedHat).

Workaround: Use the Windows platform when generating the eye diagram.

Devices affected: CertusPro-NX (LFCPNX)
Versions affected: 3.1
Fixed 3.1.1
DNG-12259

When Reveal is used with mixed language design projects, synthesis may fail using both LSE and Synplify Pro.

For assistance with this issue, please contact Lattice Technical Support.

Devices affected: CrossLink-NX (LIFCL), Certus-NX (LFD2NX), CertusPro-NX (LFCPNX)
Versions affected: 3.1
Fixed 3.1.1
DNG-11576

Tutorial project source files embedded in Radiant 2.0 software for CrossLink-NX Tutorial are incorrect and cause a synthesis error.

Workaround: Use updated tutorial project source files. A .zip file containing updated tutorial project source files can be downloaded from here:

https://www.latticesemi.com/view_document?document_id=52825

The updated tutorial can be downloaded from here:

https://www.latticesemi.com/view_document?document_id=52757

Versions affected: 2.0

Fixed: 2.0 SP1

Devices affected: CrossLink-NX (LIFCL)
DNG-8739

Revision History

The following table gives the revision history for this document.

Date	Version	Description
03/17/2022	3.1.1	Added new known issues for Radiant 3.1.1. Listed previous known issues that have been resolved.
01/10/2022	3.1	Added new known issues for Radiant 3.1. Listed previous known issues that have been resolved.
06/22/2020	2.1	Added new known issues for Radiant 2.1. Listed previous known issues that have been resolved.
03/12/2020	2.0 SP1	Added new known issues for Radiant 2.0 SP1. Listed previous known issues that have been resolved.
12/17/2019	2.0	Added new known issues for Radiant 2.0. Listed previous known issues that have been resolved.
04/08/2019	1.1	Added new known issues for Radiant 1.1. Listed previous known issues that have been resolved.
02/14/2018	1.0	Initial Release.