



# Implementing High-Speed Interfaces with MachXO3 Devices

## Technical Note

FPGA-TN-02057-1.4

April 2026

## Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

# Contents

Contents.....	3
Abbreviations in This Document.....	7
1. Introduction.....	8
2. Architecture for High-Speed Interfaces.....	8
2.1. Gearing Logic Distribution.....	8
2.2. Different Types of I/O Logic Cells.....	9
2.3. Clock Domain Transfer at PIO Cells.....	11
3. External High-Speed Interface Description .....	16
4. High-Speed Interface Building Blocks.....	17
4.1. ECLK.....	17
4.2. ECLKSYNC .....	17
4.3. SCLK.....	17
4.4. CLKDIV .....	17
4.5. PLL.....	17
4.6. DQSPLL.....	17
4.7. Input DDR (IDDR).....	17
4.8. Output DDR (ODDR).....	18
4.9. Delays.....	18
5. Generic High-Speed DDR Interfaces .....	19
5.1. High-Speed GDDR Interface Types.....	19
5.2. High-Speed GDDR Interface Details .....	20
5.2.1. Receive Interfaces.....	20
5.2.2. Transmit Interfaces .....	27
6. Using IPexpress to Build Generic High-Speed DDR Interfaces .....	34
6.1. Building the SDR Interface .....	35
6.2. Building DDR Generic Interfaces.....	37
6.3. Building a Generic DDR 7:1 Interface.....	41
7. Generic High-Speed DDR Design Guidelines .....	43
7.1. I/O Logic Cells and Gearing Logic .....	43
7.2. High-Speed ECLK Bridge .....	43
7.2.1. Reset Synchronization Requirement.....	43
7.3. Timing Analysis for High-Speed GDDR Interfaces .....	44
7.3.1. Frequency Constraints .....	44
7.3.2. Setup and Hold Time Constraints .....	45
7.3.3. Timing Rule Check for Clock Domain Transfers .....	49
8. DDR Software Primitives and Attributes .....	50
8.1. Input DDR Primitives.....	50
8.1.1. IDDRXE .....	50
8.1.2. IDDRX2E .....	51
8.1.3. IDDRX4B .....	51
8.1.4. IDDRX71A.....	52
8.2. Output DDR Primitives .....	53
8.2.1. ODDRXE.....	53
8.2.2. ODDRX2E.....	53
8.2.3. ODDRX4B.....	54
8.2.4. ODDRX71A .....	54
8.3. DDR Control Logic Primitives .....	55

8.3.1. DQSDLLC .....	55
8.3.2. DELAYE .....	56
8.3.3. DELAYD .....	57
8.3.4. DLLDELC .....	58
References .....	59
Technical Support Assistance .....	60
Revision History .....	61

## Figures

Figure 2.1. Basic PIO Cell Support $\times 1$ Gearing Ratio .....	9
Figure 2.2. Video PIO Cell for $\times 2/\times 4$ and 7:1 Applications in MachXO3L/LF .....	11
Figure 2.3. 7:1 Deserializer Timing in MachXO3L/LF Device.....	12
Figure 2.4. $\times 4$ Deserializer Timing (Even Phases, SEL=0) .....	12
Figure 2.5. $\times 4$ Deserializer Timing (Odd Phases, SEL=1) .....	13
Figure 2.6. $\times 2$ Deserializer Timing (Even Phases, SEL=0) .....	13
Figure 2.7. $\times 2$ Deserializer Timing (Odd Phases, SEL=1) .....	14
Figure 2.8. 7:1 Deserializer Timing in Response to ALIGNWD in MachXO3L/LF Device .....	14
Figure 2.9. $\times 4$ Deserializer Timing in Response to ALIGNWD (Even-to-Odd Phase).....	15
Figure 2.10. $\times 4$ Deserializer Timing in Response to ALIGNWD (Odd-to-Even Phase).....	15
Figure 3.1. External Interface Definition.....	16
Figure 5.1. GIREG_RX Interface .....	20
Figure 5.2. GDDR1_RX.SCLK.Aligned Interface Using DQSDLL.....	21
Figure 5.3. GDDR1_RX.SCLK.Centered.....	21
Figure 5.4. GDDR2_RX.ECLK.Aligned Interface .....	22
Figure 5.5. GDDR2_RX.ECLK.Centered Interface .....	23
Figure 5.6. GDDR4_RX.ECLK.Aligned Interface .....	24
Figure 5.7. GDDR4_RX.ECLK.Centered Interface .....	25
Figure 5.8. GDDR71_RX.ECLK.7:1 Interface .....	26
Figure 5.9. GOREG_TX.SCLK Interface .....	27
Figure 5.10. GDDR1_TX.SCLK.Aligned Interface .....	28
Figure 5.11. GDDR1_TX.SCLK.Centered Interface .....	28
Figure 5.12. GDDR2_TX.ECLK.Aligned Interface .....	29
Figure 5.13. GDDR2_TX.ECLK.Centered Interface .....	30
Figure 5.14. GDDR4_TX.ECLK.Aligned Interface .....	31
Figure 5.15. GDDR4_TX.ECLK.Centered Interface .....	32
Figure 5.16. GDDR71_TX.ECLK.7:1 Interface .....	33
Figure 6.1. SDR Interface Selection at the IPexpress Main Window .....	35
Figure 6.2. Configuration Tab for the SDR Interface.....	36
Figure 6.3. DDR_Generic Interface Selection at the IPexpress Main Window .....	37
Figure 6.4. Pre-Configuration Tab of the DDR_Generic Interfaces.....	38
Figure 6.5. Configuration Tab of the DDR_Generic Modules .....	39
Figure 6.6. GDDR_71 Interface Selection at the IPexpress Main Window .....	41
Figure 6.7. Configuration Tab of GDDR_71.....	42
Figure 7.1. Reset Synchronization for Receive Interfaces .....	44
Figure 7.2. Reset Synchronization for Transmit Interfaces.....	44
Figure 7.3. Receiver RX.CLK.Centered Waveforms .....	45
Figure 7.4. Receiver RX.CLK.Aligned Input Waveforms .....	45
Figure 7.5. Receiver GDDR71_RX. Waveforms .....	46
Figure 7.6. $t_{CO}$ Minimum and Maximum Timing Analysis .....	47
Figure 7.7. Transmitter TX.CLK.Centered Output Waveforms.....	47
Figure 7.8. Transmitter TX.CLK.Aligned Waveforms.....	48
Figure 7.9. Transmitter GDDR71_TX. Waveforms .....	48
Figure 8.1. IDDRXE Symbol .....	50
Figure 8.2. IDDRX2E Symbol .....	51
Figure 8.3. IDDRX4B Symbol .....	51
Figure 8.4. IDDRX71A Symbol.....	52
Figure 8.5. ODDRXE Symbol.....	53
Figure 8.6. ODDRX2E Symbol.....	53
Figure 8.7. ODDRX4B Symbol .....	54
Figure 8.8. ODDRX71A Symbol .....	54
Figure 8.9. DQSDLLC Symbol .....	55

Figure 8.10. DELAYE Symbol .....56  
 Figure 8.11. DELAYD Symbol.....57  
 Figure 8.12. DLLDELC Symbol.....58

## Tables

Table 2.1. Gearing Logic Distribution for MachXO3L/LF Devices.....8  
 Table 5.1. Generic High-Speed I/O DDR Interfaces<sup>1</sup> .....19  
 Table 6.1. Signal Names used by IPexpress Modules .....34  
 Table 6.2. Interface Options for the SDR Interfaces .....36  
 Table 6.3. Interface Option for the Pre-Configuration Tab of DDR\_Generic Modules .....38  
 Table 6.4. Interface Options of the Configuration Tab of the DDR\_Generic Modules .....39  
 Table 6.5. Gearing Ratio Selection by the Software for MachXO3L/LF Device.....40  
 Table 6.6. Interface Options of the Configuration Tab for GDDR\_71 .....42  
 Table 7.1. Gearing Logic Supported by Mixed Mode of I/O Logic Cells for MachXO3L/LF Devices.....43  
 Table 8.1. MachXO3L/LF DDR Software Primitives .....50  
 Table 8.2. DQSDLLC Signals.....55  
 Table 8.3. Attribute for DQSDLLC .....56  
 Table 8.4. DELAYE Signals .....56  
 Table 8.5. DELAYE attributes .....56  
 Table 8.6. DEL\_MODE Values Corresponding to the GDDR Interface .....57  
 Table 8.7. DELAYD signals .....57  
 Table 8.8. DLLDELC Signals.....58

## Abbreviations in This Document

A list of abbreviations used in this document.

Abbreviation	Definition
DDR	Double Data Rate
GDDR	Generic DDR
HP	High Performance
IDDR	Input DDR
IP	Intellectual Property
LP	Low Power
ODDR	Outdoor DDR
PIC	Programmable I/O Cell
PIO	Programmable I/O
PLD	Programmable Logic Device
SDR	Single Data Rate
TX	Transmit
UI	Unit Interval

# 1. Introduction

In response to the increasing need for higher data bandwidth, the industry has migrated from the traditional Single Data Rate (SDR) to the Double Data Rate (DDR) architecture. SDR uses either the rising edge or the falling edge of the clock signal to transfer data, while DDR uses both edges of the clock signal for data transfer. This essentially doubles the data transmission rate using the same clock frequency because the data is transferred twice per clock cycle.

The Lattice Semiconductor MachXO3™ PLD family, specifically the L version, supports high-speed interfaces for both DDR and SDR applications through built-in Programmable I/O (PIO) logic. This document focuses on the implementation of high-speed generic DDR interfaces in the MachXO3L/LF devices. It also provides guidelines for making use of the built-in capabilities of the MachXO3L/LF devices to achieve the best performance for high-speed interfaces.

# 2. Architecture for High-Speed Interfaces

## 2.1. Gearing Logic Distribution

The high-speed generic DDR (GDDR) interfaces are supported through the built-in gearing logic in the Programmable I/O (PIO) cells. This gearing is necessary to support high-speed I/O while reducing the performance requirement on the FPGA fabric.

There are four gearing ratio settings available in the MachXO3L/LF devices depending on the I/O bank locations and the logic density. The ×1 gearing ratio is available in all banks for all the device densities. The ×2, ×4, and the 7:1 gearing ratio are available in the top and bottom banks of the MachXO3L/LF devices. The 7:1 gearing ratio is mainly used for video display applications. The ×2/×4 gearing circuit is shared with the 7:1 circuit on both receive and the transmit sides. [Table 2.1](#) gives a breakdown of gearing logic support in the different I/O banks. Details of PIO cells can be found in [MachXO3 Family Data Sheet \(FPGA-DS-02032\)](#).

**Table 2.1. Gearing Logic Distribution for MachXO3L/LF Devices**

Gearing Logic	Definition	Gearing Ratio	Left	Right	Bottom	Top
DDR ×1 <sup>1</sup>	GDDR	1:2 or 2:1	Yes	Yes	Yes	Yes
Input DDR ×2	GDDR	1:4	—	—	Yes	—
Input DDR ×4	GDDR	1:8	—	—	Yes	—
Input DDR 7:1	GDDR	1:7	—	—	Yes	—
Output DDR ×2	GDDR	4:1	—	—	—	Yes
Output DDR ×4	GDDR	8:1	—	—	—	Yes
Output DDR 7:1	GDDR	7:1	—	—	—	Yes


**Note:**

1. DDR ×1 is available for all MachXO3L/LF device densities.


## 2.2. Different Types of I/O Logic Cells

In order to support various gearing ratios, the MachXO3L/LF devices support two types of PIO logic cells. These include a basic PIO cell and a video PIO cell.

The basic PIO cell supports traditional SDR registers and DDR  $\times 1$  registers. It is available on all sides of all MachXO3L/LF devices. The video PIO cell supports the  $\times 2$ ,  $\times 4$  (in MachXO3L/LF) and 7:1 gearing applications. They are available on the bottom side for the receive interfaces, and on the top side for the transmit interfaces. The input and output structures of each type of PIO cell are discussed in detail in [MachXO3 Family Data Sheet \(FPGA-DS-02032\)](#). The block diagrams of the PIO cells are shown here again in this document for reference.



**Figure 2.1. Basic PIO Cell Support  $\times 1$  Gearing Ratio**






Figure 2.2. Video PIO Cell for  $\times 2/\times 4$  and 7:1 Applications in MachXO3L/LF

### 2.3. Clock Domain Transfer at PIO Cells

The MachXO3L/LF gearing logic performs serializing and de-serializing of high-speed data in the PIO cells. The clock domain transfer for the data from the high-speed edge clock (ECLK) to the low-speed system clock (SCLK) is guaranteed by design through two internal signals, UPDATE and SEL. The SEL signal toggles between '0' and '1' to sample three bits or four bits of data at a time for the 7:1 gearing. It remains static during the  $\times 2/\times 4$  gearings. The UPDATE signal behaves the same for all the gearings to update the register with the correct byte of data. This data is then clocked by the SCLK for downstream processing. Figure 2.2 illustrates the architecture of  $\times 2/\times 4$  input gearing logic.

MachXO3L/LF devices provide logic to support word alignment with minimal FPGA resources. The word alignment results in a shift to the UPDATE, SEL and the SCLK signals. It can be activated by providing an alignment request signal to the ALIGNWD port of the high-speed interface components. ALIGNWD can be asynchronous to the ECLK domain, but it must be at least two ECLK cycles wide. For the 7:1 gearing, ALIGNWD must be pulsed seven times to loop through a maximum of seven combinations of word orders. For the  $\times 2/\times 4$  gearings, ALIGNWD must be pulsed eight times to step through maximum eight possible word orders.

The MachXO3L/LF PIO receive deserializer primitives contains a fundamental logic error for  $\times 2$  and  $\times 4$  applications. 'Odd' word alignments (SEL = '1') do not present the correct data at the 'Q3' output port ( $\times 2$ ), or 'Q7' output port ( $\times 4$ ). The timing diagrams below correctly show the actual behavior of the output port, with the actual output data bit highlighted in BOLD. The designer must be aware of this behavior if instantiating the primitive directly into his design, and take appropriate steps to correct the temporal misalignment. Note the 7:1 gearing primitives not impacted by this issue.

In Diamond 3.12 and later versions, the temporal misalignment mentioned above is corrected when using the Generic IDDRX4 and IDDRX2 logic interfaces (GDDR2/X4\_RX.ECLK.Centered/Aligned) generated with the Lattice IPexpress tool, and which are described in the [Generic High-Speed DDR Interfaces](#) section. As a result of the fix, the Q bus output is delayed by one SCLK cycle with respect to the primitive output, and with respect to previous versions of the GDDR2/X4\_RX~ interfaces. In most applications, the additional delay is negligible.

Figure 2.3 through Figure 2.7 provide a timing relationship of UPDATE, SEL, ECLK, and SCLK signals under different gearing requirements. Figure 2.8 through Figure 2.10 show the word alignment procedure for various gearing ratios. The discussion of gearing logic is applicable to both receive and transmit sides of the high-speed interfaces.




Figure 2.3. 7:1 Deserializer Timing in MachXO3L/LF Device






Figure 2.4.  $\times 4$  Deserializer Timing (Even Phases, SEL=0)



**Figure 2.5. x4 Deserializer Timing (Odd Phases, SEL=1)**



**Figure 2.6. x2 Deserializer Timing (Even Phases, SEL=0)**




Figure 2.7. x2 Deserializer Timing (Odd Phases, SEL=1)






Figure 2.8. 7:1 Deserializer Timing in Response to ALIGNWD in MachXO3L/LF Device



**Figure 2.9. ×4 Deserializer Timing in Response to ALIGNWD (Even-to-Odd Phase)**



**Figure 2.10. ×4 Deserializer Timing in Response to ALIGNWD (Odd-to-Even Phase)**

### 3. External High-Speed Interface Description

There are two types of external high-speed interface definitions that can be used with the MachXO3L/LF devices: centered and aligned. In a centered external interface, at the device pins, the clock is centered in the data opening. In an aligned external interface, the clock and data transition are aligned at the device pins. This is sometimes called “edge-on-edge”.

Figure 3.1 shows external interface waveforms for SDR and DDR. At the receive side, an aligned interface requires clock delay adjustment to position the clock edge at the middle of the data opening to ensure that the capture flip-flop setup and hold times are not violated. Similarly a centered interface at the transmit side will require a clock delay adjustment to position the clock at the center of the data opening for transmission.




Figure 3.1. External Interface Definition

## 4. High-Speed Interface Building Blocks

MachXO3L/LF devices provide dedicated logic blocks for building high-speed interfaces, with each block performing a unique function. Combining various blocks gives ultimate performance of a specific interface. The hardware components in the device are described in this section. The DDR Software Primitives and Attributes section describes the library elements for these components. Refer to [MachXO3 sysCLOCK PLL Design and User Guide \(FPGA-TN-02058\)](#), for an in-depth discussion of clocking and PLL architectures.

### 4.1. ECLK

Edge clocks are high-speed, low-skew I/O dedicated clocks. Two edge clocks (ECLK) are available on each of the top and bottom sides. The primary clock nets (PCLK) have direct connectivity to ECLKs. The bottom PCLK pins also have minimal routing to PLLs for video applications.

### 4.2. ECLKSYNC

This is the ECLK synchronization block. Each ECLK has its own ECLKCYNC component to synchronize the clock domain transfer of data. This block can also be used to dynamically disable an edge clock to save power during operation.

### 4.3. SCLK

SCLK refers to the system clock of the design. SCLK must use primary clock pins or primary clock nets for high speed interfaces. There are eight primary clock pins (PCLK) available for the MachXO3L/LF device, and eight primary clock nets in the MachXO3L/LF devices.

### 4.4. CLKDIV

Clock dividers are used to generate low-speed system clocks from a high-speed edge clock. The ECLK frequency can be divided down by 2, by 3.5, or by 4 through the CLKDIV component.

### 4.5. PLL

A maximum of two PLLs are available in the MachXO3L/LF devices. The number of PLLs varies with the logic density. The MachXO3L/LF-640, MachXO3L/LF-1300 and MachXO3L/LF-2100 have one PLL. MachXO3L/LF-2100, MachXO3L/LF-4300 and MachXO3L/LF-6900 devices have two PLLs. There are pre-assigned dual-purpose I/O pins that drive to PLLs as reference clock inputs.

### 4.6. DQSDLL

A maximum of two DQSDLLs are available. The top-right DQSDLL controls the top and right banks. The bottom-left DQSDLL can be used by the bottom and left banks. The DQSDLL, together with the clock slave delay cell (DLLDEL), is used to create a 90° clock shift/delay for aligned receiver interfaces.

### 4.7. Input DDR (IDDR)

Generic input DDR components support  $\times 1$ ,  $\times 2$ ,  $\times 4$ , and 7:1 gearing ratios at the receiving side of the PIO cells.

The  $\times 1$  gearing is supported by IDDRX, or the basic PIO cell. It receives 1-bit DDR data and outputs 2-bit wide parallel data synchronized to the SCLK. There is no clock domain transfer involved in the  $\times 1$  gearing. The  $\times 2$  gearing is supported by IDDRX2. It receives 1-bit DDR data synchronized to the ECLK and outputs four bits of parallel data synchronized to the SCLK. The same function applies to the IDDRX4, which receives a single bit of DDR data synchronized to the ECLK and outputs eight bits of parallel data synchronized to the SCLK. The 7:1 gearing shares the same structure as the  $\times 4$  gearing. The 7:1 gearing outputs seven bits of parallel data instead of eight. The generic high-speed interface gearings are supported by the video PIO cells.

## 4.8. Output DDR (ODDR)

Generic output DDR components support  $\times 1$ ,  $\times 2$ ,  $\times 4$ , and 7:1 gearing ratios at the transmit side of the PIO cells.

The  $\times 1$  gearing is supported by ODDR<sub>X</sub>, or the basic PIO cell. It serializes the 2-bit data based on SCLK. There is no clock domain transfer involved in  $\times 1$  gearing. The  $\times 2$  gearing is supported by ODDR<sub>X2</sub>. The 4-bit parallel data is clocked by SCLK and is serialized using ECLK. The  $\times 4$  gearing is supported by ODDR<sub>X4</sub>. The 8-bit parallel data is clocked by SCLK and is serialized using ECLK. The 7:1 gearing shares the same structure as the  $\times 4$  gearing. The 7-bit parallel data is serialized by the ECLK. The generic high speed interface gearings are supported by the video PIO cells.

## 4.9. Delays

There are two types of delay available for high-speed interfaces. The first type is the I/O logic delay that can be applied on the input data paths, as shown in the block diagram of PIO architectures at the beginning of the document.

Although the 32-tap I/O logic delay can be static or dynamic, only the bottom side of the MachXO3L/LF supports dynamic data path delay. The static I/O logic delay (DELAYE) is used by default when configuring the interface in the Lattice design software. Software applies fixed delay values based on the interface used. Dynamic delay (DELAYD) at the bottom-side input data path provides dynamic or user-defined delay. Dynamic delay requires extra ports available on the module to be connected to user logic for delay control. The I/O logic delay is used to achieve the SDR zero hold timing, or match primary clock injection for  $\times 1$  gearing, or match the edge clock injection for  $\times 2/\times 4$  gearings.

The second type of delay is the clock slave delay cell (DLLDEL), which delays the incoming clock by 90° to place the clock in the middle of the data opening. This block is digitally controlled by the DQSDLL through 7-bit control code. There is one clock slave delay cell per primary clock pin. Its input comes from the primary clock pins and its output can drive the primary clock net for the  $\times 1$  aligned interface or ECLK for  $\times 2/\times 4$  aligned interfaces.

## 5. Generic High-Speed DDR Interfaces

Generic high-speed interfaces, or Generic DDR (GDDR), are supported in MachXO3L/LF using the dedicated logic blocks. This section will discuss the GDDR types, the interface logic, and the software to support the GDDR capability in the silicon.

### 5.1. High-Speed GDDR Interface Types

The GDDR interfaces supported by the MachXO3L/LF device family are pre-defined in the software and characterized in the silicon. [Table 5.1](#) lists all the supported interfaces and gives a brief description of each interface.

**Table 5.1. Generic High-Speed I/O DDR Interfaces<sup>1</sup>**

Mode	Interface Name	Description	Supporting Device & Sides
RX SDR	GIREG_RX.SCLK	SDR input using SCLK	All sides
RX GDDRx1 Aligned	GDDR1_RX.SCLK.Aligned	DDR1 input using SCLK, data is edge-to-edge with incoming clock	All sides
RX GDDRx1 Centered	GDDR1_RX.SCLK.Centered	DDR1 input using SCLK, incoming clock is centered at the data opening	All sides
RX GDDRx2 Aligned	GDDR2_RX.ECLK.Aligned	DDR2 input using ECLK, data is edge-to-edge with incoming clock	Bottom
RX GDDRx2 Centered	GDDR2_RX.ECLK.Centered	DDR2 input using ECLK, incoming clock is centered at the data opening	Bottom
RX GDDRx4 Aligned	GDDR4_RX.ECLK.Aligned	DDR4 input using ECLK, data is edge-to-edge with incoming clock	Bottom
RX GDDRx4 Centered	GDDR4_RX.ECLK.Centered	DDR4 input using ECLK, incoming clock is centered at the data opening	Bottom
RX GDDR71	GDDR71_RX.ECLK.7:1	GDDR 7:1 input using ECLK	Bottom
TX SDR	GOREG_TX.SCLK	SDR output using SCLK	All sides
TX GDDRx1 Aligned	GDDR1_TX.SCLK.Aligned	DDR1 output using SCLK, data is edge-to-edge with outgoing clock	All sides
TX GDDRx1 Centered	GDDR1_TX.SCLK.Centered	DDR1 output using SCLK, outgoing clock is centered at the data opening	All sides
TX GDDRx2 Aligned	GDDR2_TX.ECLK.Aligned	DDR2 output using ECLK, data is edge-to-edge with outgoing clock	Top
TX GDDRx2 Centered	GDDR2_TX.ECLK.Centered	DDR2 output using ECLK, outgoing clock is centered at the data opening	Top
TX GDDRx4 Aligned	GDDR4_TX.ECLK.Aligned	DDR4 output using ECLK, data is edge-to-edge with outgoing clock	Top
TX GDDRx4 Centered	GDDR4_TX.ECLK.Centered	DDR4 output using ECLK, outgoing clock is centered at the data opening	Top
TX GDDR71	GDDR71_TX.ECLK.7:1	GDDR 7:1 output using ECLK	Top

**Note:**

1. MIPI D-PHY Receive can be built using GDDR4\_RX.ECLK.Centered interface & MIPI D-PHY Transmit can be built using GDDR4\_TX.ECLK.Centered interface. Refer to [MIPI D-PHY Reference Design \(FPGA-RD-02040\)](#) for details.

The following describes the naming conventions used for each of the interfaces listed in [Table 5.1](#).

- G – Generic
- IREG – SDR input I/O register
- OREG – SDR output I/O register
- DDRX1 – DDR ×1 I/O register
- DDRX2 – DDR ×2 I/O register
- DDRX4 – DDR ×4 I/O register
- DDR71 – DDR 7:1 I/I register

- `_RX` – Receive interface
- `_TX` – Transmit interface
- `ECLK` – Uses `ECLK` (edge clock) clocking resource at the GDDR interface
- `SCLK` – Uses `SCLK` (primary clock) clocking resource at the GDDR interface
- `Centered` – Clock is centered to the data when coming into the device
- `Aligned` – Clock is aligned edge-on-edge to the data when coming into the device

## 5.2. High-Speed GDDR Interface Details


This section describes each of the generic high-speed interfaces in detail including the clocking to be used for each interface. For detailed information about the MachXO3L/LF clocking structure, refer to [MachXO3 sysCLOCK PLL Design and User Guide \(FPGA-TN-02058\)](#). As listed in [Table 5.1](#), each interface is supported in specific bank locations of the MachXO3L/LF devices. It is important to follow the architecture and various interface rules and preferences listed under each interface in order to build these interfaces successfully. The discussion of each component can be found in the DDR Software Primitives and Attributes section of this document.

### 5.2.1. Receive Interfaces

There are eight receive interfaces pre-defined and supported through Lattice IPexpress™ software.

#### 5.2.1.1. GIREG\_RX.SCLK

This is a generic interface for single data rate (SDR) data. The standard I/O register in the basic PIO cell ([Figure 2.1](#)) is used for the implementation. An optional inverter can be used to center the clock for aligned inputs. PLLs or DLLs can be used to remove the clock injection delay or adjust the setup and hold times. There are a limited number of DLLs in the architecture and these should be saved for high-speed interfaces when necessary. This interface can either be built using IPexpress, instantiating an I/O register element, or inferred during synthesis.



**Figure 5.1. GIREG\_RX Interface**

The input data path delay cells can be used on the `Din` path of the interface. A `DELAYE` element provides a fixed delay to match the `SCLK` injection time. The dynamic input delay, `DELAYD`, is not available for this interface. [Figure 5.1](#) shows possible implementations of this interface.

Interface rule:

Must use a dedicated clock pin `PCLK` as the clock source

### 5.2.1.2. GDDRX1\_RX.SCLK.Aligned

This DDR interface uses the SCLK and the DQSDLL to provide a 90° clock shift to center the clock at the IDDRXE. A DELAYE element is used to adjust data delay for the SCLK clock injection time. The DELAYD is not available for the ×1 interface.




Figure 5.2. GDDRX1\_RX.SCLK.Aligned Interface Using DQSDLL

Interface rules:

- Must use a dedicated clock pin PCLK as the clock source for DLLDELC
- A primary clock net must be used to connect DLL outputs to the SCLK port
- The DELAYE value should be set to SCLK\_ALIGNED for the best timing
- There are up to two DQSDLLCs per device. This limits the interface to a maximum of two clock frequencies per device.

### 5.2.1.3. GDDRX1\_RX.SCLK.Centered

This DDR interface uses DELAYE to match the SCLK delay at the IDDRXE. DELAYD is not available for the ×1 interface. Since it is a centered interface, the clock edge is already in the middle of the data opening. There is no logic required to shift the clock.




Figure 5.3. GDDRX1\_RX.SCLK.Centered

Interface rules:

- Must use a dedicated clock pin PCLK as the clock source
- DELAYE value should be set to SCLK\_CENTERED for the best timing
- The clock connected to SCLK should be on a primary clock net

### 5.2.1.4. GDDR2\_RX.ECLK.Aligned

This DDR ×2 interface uses the DQSDLL to provide a 90° clock shift to center the clock at the IDDRX2E buffer. DELAYE is used to delay data to match the ECLK injection delay. DELAYD can also be used to control the delay dynamically. This interface uses ×2 gearing with the IDDRX2E element. This requires the use of a CLKDIVC to provide the SCLK which is half the frequency of the ECLK. The ECLKSYNCA element is associated with the ECLK and must be used to drive the ECLK. The port ALIGNWWD can be used for word alignment at the interface. The 'Temporal Alignment' block (generated in Diamond versions 3.12 and later) introduces a one SCLK period delay and corrects for the temporal misalignment of IDDRX2E 'Q3' data output.





Figure 5.4. GDDR2\_RX.ECLK.Aligned Interface

Interface rules:

- Must use a dedicated clock pin PCLK as the clock source for DLLDELIC
- Clock net routed to SCLK must use primary clock net
- There are up to two DQSDLLC per device. It limits this interface to a maximum of two clock frequencies per device.
- DELAYE should be set to ECLK\_ALIGNED
- When DELAYD is used, only one dynamic delay port is needed for the entire bus.
- This interface is supported at the bottom side of the devices

### 5.2.1.5. GDDR2\_RX.ECLK.Centered

This DDR ×2 interface uses DELAYE or DELAYD to match edge clock delay at the IDDRX2E. Since this interface uses the ECLK, it can be extended to support large data bus sizes for the entire side of the device. This interface uses ×2 gearing with the IDDRX2D element. This requires the use of a CLKDIVC to provide the SCLK which is half the frequency of the ECLK. The port ALIGNWD can be used for word alignment at the interface. The 'Temporal Alignment' block (generated in Diamond versions 3.12 and later) introduces a one SCLK period delay and corrects for the temporal misalignment of IDDRX2E 'Q3' data output."



**Figure 5.5. GDDR2\_RX.ECLK.Centered Interface**

Interface rules:

- Must use a dedicated clock pin PCLK as the clock source for ECLKSYNCA
- Clock net routed to SCLK must use primary clock net
- DELAYE should be set to ECLK\_CENTERED
- When DELAYD is used, only one dynamic delay port is needed for the entire bus.
- This interface is supported at the bottom side of the devices

### 5.2.1.6. GDDR4\_RX.ECLK.Aligned

This DDR ×4 interface uses the DQSDLL to provide a 90° clock shift to center the edge clock at the IDDRX4B buffer. DELAYE is used to delay data to match the ECLK injection delay. DELAYD can also be used to control the delay dynamically. Since this interface uses the ECLK, it can be extended to support large data bus sizes for the entire side of the device. This interface uses ×4 gearing with the IDDRX4B element. This requires the use of a CLK-DIVC to provide the SCLK which is one quarter of the ECLK frequency. ECLKSYNCA element is associated with the ECLK and must be used to drive the ECLK. The port ALIGNWD can be used for word alignment at the interface. The 'Temporal Alignment' block (generated in Diamond versions 3.12 and later) introduces a one SCLK period delay and corrects for the temporal misalignment of IDDRX4B 'Q7' data output.




Figure 5.6. GDDR4\_RX.ECLK.Aligned Interface

Interface rules:

- Must use a dedicated clock pin PCLK as the clock source for DLLDELIC
- Clock net routed to SCLK must use primary clock net
- There are up to two DQSDLLC per device. It limits this interface to have maximum of two clock frequencies per device.
- Data input must use A/B pair of the I/O logic cells for ×4 gearing
- DELAYE should be set to ECLK\_ALIGNED
- When DELAYD is used, only one dynamic delay port is needed for the entire bus
- This interface is supported at the bottom side of the MachXO3L/LF-1200 and higher density devices

**Note:**

The GDDR4\_RX.ECLK.Centered interface is used to build MIPI D-PHY Receive Interface. Refer to [MIPI D-PHY Reference Design \(FPGA-RD-02040\)](#) for details.

### 5.2.1.7. GDDR4\_RX.ECLK.Centered

This DDR ×4 interface uses DELAYE or DELAYD to match edge clock delay at the IDDRX4B. Since this interface uses the ECLK, it can be extended to support large data bus sizes for the entire side of the device. This interface uses ×4 gearing with the IDDRX4B element. This requires the use of a CLKDIVC to provide the SCLK which is one quarter of the ECLK frequency. The port ALIGNWD can be used for word alignment at the interface. The 'Temporal Alignment' block (generated in Diamond versions 3.12 and later) introduces a one SCLK period delay and corrects for the temporal misalignment of IDDRX4B 'Q7' data output.




Figure 5.7. GDDR4\_RX.ECLK.Centered Interface

Interface rules:

- Must use a dedicated clock pin PCLK as the clock source for ECLKSYNCA
- Clock net routed to SCLK must use primary clock net
- Data input must use A/B pair of the I/O logic for ×4 gearing
- DELAYE should be set to ECLK\_CENTERED
- When DELAYD is used, one dynamic delay port is needed for the entire bus.
- This interface is supported at the bottom side of the devices

### 5.2.1.8. GDDR71\_RX.ECLK.7:1

The GDDR 7:1 receive interface is unique among the supported high-speed DDR interfaces. It uses the PLL to search the best clock edge to the data opening position during bit alignment process. The PLL steps through the 16 phases to give eight sampling points per data. The data path delay is not used in this interface. CLKDIVC is used to divide down the ECLK by 3.5 due to the nature of the 1:7 deserializing requirement. This means the SCLK is running seven times slower than the incoming data rate. ECLKSYNCA element is associated with the ECLK and must be used to drive the ECLK. The complete 7:1 LVDS video display application requires bit alignment and word alignment blocks to be built in the FPGA resources in addition to the built-in I/O gearing logic and alignment logic. The CLK\_PHASE signal is sent to the FPGA side to build the bit alignment logic.




Figure 5.8. GDDR71\_RX.ECLK.7:1 Interface

Interface rules:


- Must use a dedicated clock pin PCLK at the bottom side as the clock source for PLL
- Clock net routed to SCLK must use primary clock net
- There are up to two PLLs per device. It limits this interface to have maximum of two clock frequencies per device.
- The data input must use A/B pair of the I/O logic cell for 7:1 gearing
- This interface is supported at the bottom side of the devices

## 5.2.2. Transmit Interfaces

There are eight transmit interfaces pre-defined and supported through Lattice IPexpress software.

### 5.2.2.1. GOREG\_TX.SCLK

This is a generic interface for SDR data and a forwarded clock. The standard register in the basic PIO cell is used to implement this interface. The ODDRXE used for the output clock balances the clock path to match the data path. A PLL can also be used to clock the ODDRXE to phase shift the clock to provide a precise clock to data output. There are a limited number of PLLs in the architecture and these should be saved for high-speed interfaces when necessary. This interface can either be built using IPexpress, instantiating an I/O register element, or inferred during synthesis.



**Figure 5.9. GOREG\_TX.SCLK Interface**

Interface rule:

The clock source for SCLK must be routed on a primary clock net

### 5.2.2.2. GDDR1\_TX.SCLK.Aligned

This output DDR interface provides clock and data that are aligned using a single SCLK. The ODDRXE used for the output clock balances the clock path to match the data path.




Figure 5.10. GDDR1\_TX.SCLK.Aligned Interface

Interface rule:

The clock source for SCLK must be routed on a primary clock net

### 5.2.2.3. GDDR1\_TX.SCLK.Centered

This output DDR interface provides clock and data that are pre-centered. PLL uses clkop and clkos ports to provide the 90° phase difference between the data and the clock. It requires two SCLK resources to drive the output data I/O cell and the output clock I/O cell.





Figure 5.11. GDDR1\_TX.SCLK.Centered Interface

Interface rule:

SCLK and 90°-shifted SCLK must be routed on primary clock nets

#### 5.2.2.4. GDDR2\_TX.ECLK.Aligned

This output DDR ×2 interface provides clock and data that are aligned. A CLKDIV is used to generate the SCLK which is half of the ECLK frequency. The ECLKSYNC element is used on the ECLK path for data synchronization.




**Figure 5.12. GDDR2\_TX.ECLK.Aligned Interface**

Interface rules:

- Must use edge clock routing resources for the ECLK
- The routing of SCLK must use primary clock net
- This interface is supported at the top side of the MachXO3L/LF-1200 and higher density devices

### 5.2.2.5. GDDR2\_TX.ECLK.Centered

This output DDR ×2 interface provides a clock that is centered at the data opening. The PLL uses clkop and clkos ports to provide the 90° phase difference between the data and the clock. Two ECLK routing resources are used in this interface to drive the output data and the output clock. A CLKDIV is used to generate the SCLK which is half of the ECLK frequency.




**Figure 5.13. GDDR2\_TX.ECLK.Centered Interface**

Interface rules:

- Must use edge clock routing resources for the ECLK
- Since two ECLKs are used on this interface, maximum one bus of this interface can be implemented at a time.
- The routing of the SCLK must use primary clock net
- This interface is supported at the top side of the device

### 5.2.2.6. GDDR4\_TX.ECLK.Aligned

This output DDR ×4 interface provides clock and data that are aligned. A CLKDIV is used to generate the SCLK which is a quarter of the ECLK frequency. The ECLKSYNC element is used on the ECLK path for data synchronization.




**Figure 5.14. GDDR4\_TX.ECLK.Aligned Interface**

Interface rules:

- Must use edge clock routing resources for the ECLK
- The routing of SCLK must use primary clock net
- Data output must use A/B pair of the I/O logic for ×4 gearing
- This interface is supported at the top side of the device

### 5.2.2.7. GDDR4\_TX.ECLK.Centered

This output DDR ×4 interface provides a clock that is centered at the data opening. The PLL uses clkop and clkos ports to provide the 90° phase difference between the data and the clock. Two ECLK routing resources are used in this interface to drive the output data and the output clock. A CLKDIV is used to generate the SCLK which is one-quarter of the ECLK frequency.



**Figure 5.15. GDDR4\_TX.ECLK.Centered Interface**

Interface rules:


- Must use edge clock routing resources for the ECLK
- Since two ECLKs are used on this interface, a maximum of one bus of this interface can be implemented at a time
- The routing of the SCLK must use primary clock net
- Data output must use A/B pair of the I/O logic for ×4 gearing
- This interface is supported at the top side of the device

Note:

The GDDR4\_TX.ECLK.Centered interface is used to build MIPI D-PHY Transmit Interface. Refer to [MIPI D-PHY Reference Design \(FPGA-RD-02040\)](#) for details.

### 5.2.2.8. GDDR71\_TX.ECLK.7:1

The GDDR 7:1 transmit interface is unique among the supported high-speed DDR interfaces. It uses a specific pattern to generate the output clock, known as pixel clock. The CLKDIVC is used to divide down the ECLK by 3.5 due to the nature of the 7:1 serializing requirement. This means the SCLK is running 7 times slower than the transmit data rate. ECLKSYNCA element is associated with the ECLK and must be used to drive the ECLK.



**Figure 5.16. GDDR71\_TX.ECLK.7:1 Interface**

Interface rules:

- Must use edge clock routing resources for the ECLK
- The routing of SCLK must use primary clock net
- Data output must use A/B pair of the I/O logic for 7:1 gearing
- This interface is supported at the top side of the device

## 6. Using IPexpress to Build Generic High-Speed DDR Interfaces

The IPexpress tool of the Lattice development software should be used to configure and generate all the generic high-speed interfaces described above. IPexpress will generate a complete HDL module including clocking requirements for each of the interfaces described above. In the IPexpress interface, all the DDR modules are located under **Architecture Modules > IO**. This section covers the SDR, DDR\_GENERIC, and GDDR\_71 interfaces in IPexpress.

Table 6.1 shows the signal names used in the IPexpress modules. Each signal can be used in all or some specified interfaces. The signals are listed separately for the GDDR receive interfaces and the transmit interfaces.

**Table 6.1. Signal Names used by IPexpress Modules**

Signal Name	Direction	Description	Supported Interfaces
<b>Receive Interface</b>			
clk	Input	Source synchronous clock	All
reset	Input	Asynchronous reset to the interface, active high	All
datain	Input	Serial data input at Rx interfaces	All
uddcntln	Input	Hold/update control of delay code, active low	x1, x2, x4 Aligned
freeze	Input	Freeze or release DLL, active high	x1, x2, x4 Aligned
alignwd	Input	Word alignment control signal, active high	x2, x4, 7:1
dqsdll_reset	Input	Asynchronous DQSDLL reset, active high	x2, x4 Aligned
clk_s <sup>1</sup>	Input	Slow clock for reset synchronization	x2, x4, 7:1
init	Input	Initialize reset synchronization, active high	x2, x4, 7:1
phase_dir	Input	PLL phase direction	7:1
phase_step	Input	PLL phase step	7:1
sclk	Output	System clock for the FPGA fabric	All
q	Output	Parallel data output of the Rx interfaces	All
lock	Output	DLL or PLL lock	x2, x4, 7:1
eclk	Output	Edge clock generated from the input clock	x2, x4 Aligned, 7:1
rx_ready	Output	Indicate completion of reset synchronization	x2, x4, 7:1
clk_phase	Output	7-bit representation of input clock phase	7:1
<b>Transmit Interface</b>			
clk	Input	Main input clock for Tx interfaces	All
reset	Input	Asynchronous reset to the interface, active high	All
dataout	Input	Parallel input data of the Tx interfaces	All
clk_s <sup>1</sup>	Input	Slow clock for rest synchronization	x2, x4, 7:1
sclk	Output	System clock for the FPGA fabric	All
dout	Output	Serial data output for the Tx interfaces	All
clkout	Output	Source synchronous clock	All
tx_ready	Output	Indicate completion of reset synchronization	x2, x4, 7:1

**Note:**

1. clk\_s can be any slow clock to be used for reset synchronization process. This clock must be slower than eclk.

## 6.1. Building the SDR Interface

As shown in Figure 6.1, users can choose interface type SDR, enter the module name and click **Customize** to open the configuration tab. Note that  $\times 4$  gearing is only on the MachXO3L/LF devices.




Figure 6.1. SDR Interface Selection at the IPexpress Main Window

Figure 6.2 shows the Configuration Tab for the SDR module in IPexpress. Table 6.2 lists the various configurations options available for SDR modules.





Figure 6.2. Configuration Tab for the SDR Interface

Table 6.2. Interface Options for the SDR Interfaces

Interface Option	Description	Range	Default Value
Interface Type	Types of interfaces	Transmit, Receive	Receive
I/O Standard for this interface	I/O standard to be used for the interface.	Supports all I/O types per selected Interface Type	LVCMOS25
Bus Width for this Interface	Bus size for the interface.	1-128	16
Clock Frequency for this Interface	Speed at which the interface will run	1-166MHz	166MHz
Interface Bandwidth (calculated)	Calculated from the clock frequency entered.	(calculated)	(calculated)
Interface	Interface selected based on previous entries.	Transmit: GOREG_TX.SCLK Receive: GIREG_RX.SCLK	GIREG_RX.SCLK
Clock Inversion	Option to invert the clock input to the I/O register.	DISABLED, ENABLED	DISABLED
Data Path Delay	Data input can be optionally delayed using the DELAY block.	Bypass, SCLK_ZEROHOLD, User Defined	Bypass
FDEL for User Defined	If Delay type selected above is "User Defined", delay values can be entered with this parameter.	Delay0 to Delay31	Delay0

## 6.2. Building DDR Generic Interfaces

As shown in Figure 6.3, users can choose interface type DDR\_Generic, enter module name and click **Customize** to open the configuration tab.



**Figure 6.3. DDR\_Generic Interface Selection at the IPexpress Main Window**

DDR\_Generic interfaces have a Pre-Configuration Tab and a Configuration Tab. The Pre-Configuration Tab allows users to enter information about the type of interface to be built. Based on the entries in the Pre-Configuration Tab, the Configuration Tab will be populated with the best interface selection. The user can also, if necessary, override the selection made for the interface in the Configuration Tab and customize the interface based on design requirements. The following figures show the two tabs of the DDR\_Generic modules in IPexpress. Table 6.3 and Table 6.4 list the various configuration options available for DDR\_Generic modules.





Figure 6.4. Pre-Configuration Tab of the DDR\_Generic Interfaces

Table 6.3. Interface Option for the Pre-Configuration Tab of DDR\_Generic Modules

Interface Option	Description	Range	Default Value
Interface Type	Types of interfaces	Transmit, Receive	Note 1
I/O Standard for this interface	I/O Standard for this interface	Supports all I/O types per selected Interface Type	LVC MOS25
Clock Frequency for this Interface	Speed at which the interface will run	1-378 MHz (for HP) 1-210 MHz (for LP)	Note 1
Bus Width for this Interface	Bus size for the interface	Various depending on the inter-face selected	Note 1
Number of this Interface	Maximum number of buses supported	(calculated)	(calculated)
Interface Bandwidth (calculated)	Calculated from the clock frequency and bus width	(calculated)	(calculated)
Clock to Data Relationship at the Pins	Select the type of external interfaces	Edge-to-Edge, Centered	Note 1

**Note:**

1. All fields of the Pre-Configuration tab are blank as default.



**Figure 6.5. Configuration Tab of the DDR\_Generic Modules**

Based on the selections made in the Pre-Configuration Tab, the Configuration Tab is populated with the selections as shown in Figure 6.6. The checkbox at the top of this tab indicates that the interface is selected based on entries in the Pre-Configuration Tab. The user can choose to change these values by disabling this entry. Note that IPexpress chooses the most suitable interface based on selections made in the Pre-Configuration Tab.

**Table 6.4. Interface Options of the Configuration Tab of the DDR\_Generic Modules**

Interface Option	Description	Range	Default Value
Interface Selection based on pre-configuration	Indicates interface is selected based on selection made in the Pre-configuration tab. Disabling this checkbox allows users to select gearing ratio, delay types etc.	ENABLED, DISABLED	ENABLED
Interface Type	Types of interfaces	Transmit, Receive	Receive
I/O Standard	I/O standard for this interface	All I/O types per selected Interface Type	LVCMOS25
Clock Frequency	Speed at which the interface will run	1-378 MHz (for HP) 1-210 MHz (for LP)	200 MHz 100 MHz
Gearing Ratio	Choose the gearing ratio of the interface	x1, x2, x4	x1
Alignment	Determine the type of external interfaces	Edge-to-Edge, Centered	Edge-to-Edge
Bus Width	Bus size for the interface	1-128	4
Number of Interfaces	Maximum number of buses supported	1-8	calculated
Interface	A list of the supported GDDR interfaces	Dependent of the Gearing ratio and Alignment choice	GDDR_X1_RX.SCLK.Aligned
Data Path Delay <sup>1</sup>	Data input can be optionally delayed using the DELAY block.	Bypass, Predefined, User defined, Dynamic	Predefined

Interface Option	Description	Range	Default Value
Generate PLL with this Module <sup>2</sup>	Option to generate PLL with this module or not to generate PLL with this module.	Enabled, Disabled	Enabled

**Notes:**

1. When “User Defined” is selected, the delay value field will be enabled to allow users to select the delay values 0 to 31. When “Dynamic” is selected, a 5-bit delay port will be added to the module. “Dynamic” can only be used for x2 and x4 receive interfaces.
2. This option is only available for interfaces that are using a PLL. This includes, GDDR1\_RX.SCLK.Aligned, GDDR1\_TX.SCLK.Centered, GDDR2\_TX.ECLK.Centered, and GDDR4\_TX.ECLK.Centered interfaces.

If the Pre-Configuration tab is used, the gearing ratio of the interface is determined by the speed of the interface. [Table 6.5](#) shows how the gearing ratio is selected.

**Table 6.5. Gearing Ratio Selection by the Software for MachXO3L/LF Device**

Device Type	Speed of the Interface	Gearing Ratio
High Performance (HP) devices	=< 166 MHz	x1
	> 166 MHz and =< 266 MHz	x2
	> 266 MHz	x4
Low Power (LP) devices	=< 70 MHz	x1
	>70 MHz and =< 133 MHz	x2
	>133 MHz	x4

### 6.3. Building a Generic DDR 7:1 Interface

As shown in Figure 6.6, users can choose interface type GDDR\_71, enter module name and click **Customize** to open the Configuration tab. The Configuration Tab interface options are listed in this section. The DDR 7:1 interface is a very specific application so the interface options are relatively simple. Most of the necessary logic is built into the software for ease of use.




Figure 6.6. GDDR\_71 Interface Selection at the IPexpress Main Window




Figure 6.7. Configuration Tab of GDDR\_71

Table 6.6. Interface Options of the Configuration Tab for GDDR\_71

Interface Option	Description	Range	Default Value
Interface Type	Types of interfaces	Transmit, Receive	Receive
Data Width	The number of incoming channels	1-16	4
High speed Clock Frequency (Pixel Clock)	Pixel clock frequency for 7:1 LVDS interface	10-108	108

## 7. Generic High-Speed DDR Design Guidelines

### 7.1. I/O Logic Cells and Gearing Logic

Each Programmable I/O Cell (PIC) has four programmable I/Os (PIOs), which form two pairs of I/O buffers. Each PIO by itself can support a  $\times 1$  gearing ratio. A pair of PIOs, either the A/B pair or C/D pair, can support a  $\times 2$  gearing ratio. Support of a  $\times 4$  or 7:1 gearing ratio will take up all four PIOs in one PIC block. The  $\times 4$  or 7:1 gearing ratio can only be supported when the A/B pair pins are available in the package, and are independent of the availability of the C/D pins. The total number of  $\times 2$  interfaces available in a specific package is determined by the total number of A/B and C/D pairs. The total number of  $\times 4/7:1$  interfaces available in a specific package is determined by the total number of A/B pairs.

**Table 7.1. Gearing Logic Supported by Mixed Mode of I/O Logic Cells for MachXO3L/LF Devices**

	I/O Logic A	I/O Logic B	I/O Logic C	I/O Logic D
$\times 2$ gearing (A/B pair)	IDDRX2 or ODDRX2	Not available	Basic I/O registers or $\times 1$ gearing	Basic I/O registers or $\times 1$ gearing
$\times 2$ gearing (C/D pair)	Basic I/O registers or $\times 1$ gearing	Basic I/O registers or $\times 1$ gearing	IDDRX2 or ODDRX2	Not available
$\times 4$ gearing	IDDRX4 or ODDRX4	Not available	Basic I/O registers or $\times 1$ gearing	Basic I/O registers or $\times 1$ gearing
7:1 gearing	IDDRX71 or ODDRX71	Not available	Basic I/O registers or $\times 1$ gearing	Basic I/O registers or $\times 1$ gearing

### 7.2. High-Speed ECLK Bridge

The high-speed ECLK bridge is used to enhance communication of ECLKs across the MachXO3L/LF device and is mainly used for high-speed video applications. The bridge allows a clock source to drive the edge clocks on the top and bottom edges of the device with minimal skew. The inputs to the bridge include primary clock pins from the top and bottom sides, PLL outputs from both sides, and clock tree routings.


Two bridge muxes are available in the ECLK bridge: one for each ECLK on the same side of the device. These muxes allow dynamic switching between two edge clocks. Refer to [MachXO3 sysCLOCK PLL Design and User Guide \(FPGA-TN-02058\)](#), for ECLK bridge connectivity details.

The ECLK bridge supports all the generic high-speed interfaces except the high-speed  $\times 2$  and  $\times 4$  receive interfaces. The ECLK bridge component must be instantiated in the design in order to use the bridge function or to use it for routing purpose.


#### 7.2.1. Reset Synchronization Requirement

The generic DDR interfaces are built with multiple dedicated circuits that are optimized for high-speed applications. It is therefore necessary to make sure all the components, such as CLKDIV and IDDR/ODDR, start with the same high-speed edge clock cycle to maintain the clock domain crossing margin between ECLK and SCLK, and to avoid bus bit-order scrambling due to the various delay of the reset pulse.

The ECLKSYNCA component and a particular reset sequence are required to guarantee a successful system implementation for interfaces using  $\times 2$ ,  $\times 4$ , and 7:1 gearings. [Figure 7.1](#) and [Figure 7.2](#) show the timing requirements for receive interfaces and transmit interfaces. The RX\_STOP or TX\_STOP signal must be connected to the STOP port of the ECLKSYNCA component. The RX\_RST or the TX\_RST should be connected to the reset port of the ODDR/IDDR and CLKDIV components. The RX\_ECLK or TX\_ECLK are the outputs of the ECLKSYNCA components. It is necessary to have a minimum of two ECLK cycles between the RST and STOP signals as shown in the figures below. The receive interface reset process should not start until the transmit interface reset process is complete in a loopback implementation. The clock signal used to generate the minimum two ECLK delay can be any clock that is slower than the ECLK frequency.



**Figure 7.1. Reset Synchronization for Receive Interfaces**



**Figure 7.2. Reset Synchronization for Transmit Interfaces**

These timing requirements are built into the generic DDR  $\times 2/\times 4/7:1$  modules when they are generated by IPexpress. The RX\_STOP/TX\_STOP, RX\_RST/TX\_RST, and RX\_ECLK/TX\_ECLK are internal signals when the modules are generated by IPexpress. The reset timing requirements must be followed and implemented in RTL code when the generic DDR interfaces are built outside of IPexpress.

### 7.3. Timing Analysis for High-Speed GDDR Interfaces

It is recommended that users run Static Timing Analysis in the software for each of the high-speed interfaces. This section describes the timing preferences to use for each type of interface and the expected Trace results. The preferences can either be entered directly in the preference file (.lpf file) or through the Spreadsheet View graphical user interface.

The External Switching Characteristics section of [MachXO3 Family Data Sheet \(FPGA-DS-02032\)](#) should be used along with this section. The data sheet specifies the actual values for these constraints for each of the interfaces.


#### 7.3.1. Frequency Constraints

It is required that the user explicitly specify FREQUENCY (or PERIOD) PORT preferences to all input clocks in the design. This preference may not be required if the clock is generated out of a PLL or DLL or is input to a PLL or DLL. Refer to the [High-Speed GDDR Interface Details](#) section of this document for all the clock pin and clock routing requirements.

### 7.3.2. Setup and Hold Time Constraints

All of the receive interfaces can be constrained with setup and hold preferences.

**Receive Centered Interface:** Figure 7.3 shows the data and clock relationship for a Receive Centered Interface. Since the clock is centered to the data, it often provides sufficient setup and hold time at the device interface.



**Figure 7.3. Receiver RX.CLK.Centered Waveforms**

Users must specify in the software preference the amount of setup and hold time available. These parameters are listed in the figure as  $t_{SU}$  (setup time) and  $t_{HO}$  (hold time). They can be directly provided using the INPUT\_SETUP and HOLD preference as shown below:

```
INPUT_SETUP PORT "Data" <tSU> ns HOLD <tHO> ns CLKPORT "CLK";
```


Where: Data = Input Data Port; CLK = Input Clock Port.

The External Switching Characteristics section of [MachXO3 Family Data Sheet \(FPGA-DS-02032\)](#) specifies the minimum setup and hold times required for each of the high-speed interfaces running at maximum speed. For designs not running at the maximum speed, the Static Timing Analysis tool in the software can be used to calculate the setup and hold time values.

Using a GDDR2\_RX.ECLK.Centered interface running at 250 MHz as an example, the preference can be set like this. The software will provide the minimum requirement of  $t_{SU}$  and  $t_{HO}$  for the interface.

```
INPUT_SETUP PORT Data 0.500000 ns HOLD 0.500000 ns CLKPORT "CLK";
```

**Receive Aligned Interface:** Figure 7.4 shows the data and clock relationship for a Receive Aligned Interface. The clock is aligned edge-to-edge with the data.



**Figure 7.4. Receiver RX.CLK.Aligned Input Waveforms**

The worst case data may occur after the clock edge, and therefore has a negative setup time when entering the device. For this interface, the worst case setup time is specified by  $t_{DVA}$ , which is the data valid after the clock edge. The worst case hold time is specified as  $t_{DVE}$ , which is the data hold after clock. The setup and hold time for this interface can be specified as below.

```
INPUT_SETUP PORT Data <-tDVA > ns HOLD <tDVE> ns CLKPORT "CLK";
```

Where: Data = Input Data Port; CLK= Input Clock Port

A negative number is used for SETUP time as the data occurs after the clock edge in this case. The External Switching Characteristics section of [MachXO3 Family Data Sheet \(FPGA-DS-02032\)](#) specifies the maximum  $t_{DVA}$  and minimum  $t_{DVE}$  values required for each of the high-speed interfaces running at maximum speed. The data sheet numbers for this preference are listed in UI (Unit Intervals). One UI is equal to half of the clock period. Hence these numbers will need to be calculated from the clock period used.


For the GDDR2\_RX.ECLK.Aligned interface running at a speed of 250 MHz (UI = 2.0ns)

$$t_{DVA} = 0.32UI = 0.64ns, t_{DVE} = 0.70UI = 1.4ns$$

The preference for this case is:

```
INPUT_SETUP PORT Data -0.640000 ns HOLD 1.400000 ns CLKPORT "CLK";
```

Receive 7:1 LVDS Interface: The 7:1 LVDS interface is a unique GDDR interface, which uses one cycle of the pixel clock to align the seven data bits. [Figure 7.5](#) shows the timing of this interface, where  $t_{RPBi}$  is the input stroke position for bit  $i$ . For this interface, the maximum setup time for bit0 is specified by the  $t_{RPB0 \text{ min}}$ , while the minimum hold time is specified as  $t_{RPB0 \text{ max}}$ . The  $t_{RPBi \text{ min}}$  and  $t_{RPBi \text{ max}}$  form the boundary of the input strobe position for bit  $i$  of this interface. The values can be found in the External Switching Characteristics section of [MachXO3 Family Data Sheet \(FPGA-DS-02032\)](#).



**Figure 7.5. Receiver GDDR71\_RX. Waveforms**


It is recommended to use [MachXO2, MachXO3 and ECP5 7:1 LVDS Video Interface \(FPGA-RD-02093\)](#).

**Receive Dynamic Interfaces:** Static Timing Analysis will not show timing for all the dynamic interface cases as the either the clock or data delay will be dynamically updated at run time.

### Clock-to-Out Constraints


All of the transmit (TX) interfaces can be constrained with clock-to-out constraints to detect the relationship between the clock and data when leaving the device.

[Figure 7.6](#) shows how the clock-to-out is constrained in the software. Minimum  $t_{CO}$  is the minimum time after the clock edge transition that the data will not transit. So any data transition must occur between the  $t_{CO}$  minimum and maximum values.



**Figure 7.6.  $t_{CO}$  Minimum and Maximum Timing Analysis**

**Transmit Centered Interfaces:** The transmit clock is expected to be centered with the data when leaving the device. [Figure 7.7](#) shows the timing for a centered transmit interface.



**Figure 7.7. Transmitter TX.CLK.Centered Output Waveforms**

[Figure 7.7](#) shows that the maximum value after which the data cannot transit is  $-t_{DVB}$ . The  $t_{DVB}$  is also the data valid before clock edge value. The minimum value before which the data cannot transition is  $-(t_U + t_{DVB})$ , where  $t_U$  is the period of time the data is in transition. This is also the data valid after clock value. A negative sign is used because in this particular case where clock is forwarded centered-aligned to the data, these two conditions occur before the clock edge.

[MachXO3 Family Data Sheet \(FPGA-DS-02032\)](#) specifies the  $t_{DVB}$  and  $t_{DVA}$  values at maximum speed. But we do not know the  $t_U$  value, so the minimum  $t_{CO}$  can be calculated using the following equations

$$t_{CO} \text{ Min.} = -(t_{DVB} + t_U)$$

$$\frac{1}{2}T = t_{DVA} + t_{DVB} + t_U$$

$$-(t_{DVB} + t_U) = t_{DVA} - \frac{1}{2}T$$

$$t_{CO} \text{ Min.} = t_{DVA} - \frac{1}{2}T$$

The clock-to-out time in the software can be specified as:

```
CLOCK_TO_OUT PORT "Data" MAX <-tDVB> MIN <tDVA-1/2 Clock Period> CLKPORT "CLK" CLKOUT
PORT "Clock";
```


Where: Data = Data Output Port; Clock = Forwarded Clock Output Port; CLK = Input Clock Port

The values for  $t_{DVB}$  and  $t_{DVA}$  can be found in the External Switching Characteristics section of [MachXO3 Family Data Sheet \(FPGA-DS-02032\)](#) for the maximum speed.

For a GDDR2\_TX.SCLK.Centered interface running at 250 MHz, the preference would be:

```
CLOCK_TO_OUT PORT "Data" MAX -0.670000 ns MIN -1.330000 ns CLKPORT "CLK" CLKOUT PORT
"Clock";
```

**Transmit Aligned Interfaces:** In this case, the clock and data are aligned when leaving the device. [Figure 7.8](#) shows the timing diagram of this interface.



**Figure 7.8. Transmitter TX.CLK.Aligned Waveforms**

Figure 7.8 shows that maximum value after which the data cannot transition is  $t_{DIA}$ . This is the data invalid after the clock value. The minimum value before which the data cannot transition is  $-t_{DIB}$ , which is also the data invalid before the clock value. A negative sign is used for the minimum value because the minimum condition occurs before the clock edge.

The clock to out time in the software can be specified as:

```
CLOCK_TO_OUT PORT "Data" MAX <tDIA> MIN <-tDIB> CLKPORT "CLK" CLKOUT PORT "Clock";
```


Where: Data = Data Output Port; Clock = Forwarded Clock Output Port; CLK = Input Clock Port

The  $t_{DIA}$  and  $t_{DIB}$  values are available in the External Switching Characteristics section of [MachXO3 Family Data Sheet \(FPGA-DS-02032\)](#) for maximum speed.

For a GDDR2\_TX.Aligned interface running at 250 MHz,  $t_{DIA} = t_{DIB} = 0.215$  ns. The preference would be:

```
CLOCK_TO_OUT PORT "Data" MAX 0.215000 ns MIN -0.215000 ns CLKPORT "CLK" CLKOUT PORT "Clock";
```

**Transmit 7:1 LVDS Interface:** The 7:1 LVDS interface is a unique GDDR interface, which uses one cycle of the pixel clock to transmit the seven data bits. Figure 7.9 shows the timing of this interface. For this interface, the transmit output pulse position for bit0 is bounded by the  $t_{TPB0}$  min and  $t_{TPB0}$  max. The values for  $t_{TPBi}$  can be found in the External Switching Characteristics section Of [MachXO3 Family Data Sheet \(FPGA-DS-02032\)](#).



**Figure 7.9. Transmitter GDDR71\_TX. Waveforms**

### 7.3.3. Timing Rule Check for Clock Domain Transfers

Clock Domain Transfers within the IDDR and ODDR modules are checked by Trace automatically when these elements are used in a design. Clock domain transfers occur in the GDDR X2, X4, 7:1 modules where there are fast speed and slow-speed clock inputs.

No special preferences are needed to run this clock domain transfer check in the software. The clock domain transfer checks are automatically done by the software and reported in the Trace report under the section called “Timing Rule Check”. The report lists the timing for both input and output GDDR blocks where a clock domain transfer occurs.

## 8. DDR Software Primitives and Attributes

Software primitives used for all the generic DDR interfaces implementation are discussed in this section. The primitives are divided according to their usage. Some of them are used for generic DDR interfaces and others are control functions. The DDR input primitives will be discussed first, followed by the DDR output primitives, then the DDR control logic primitives.

**Table 8.1. MachXO3L/LF DDR Software Primitives**

Type	Primitive	Usage
Data Input	IDDRXE	Generic DDR ×1
	IDDRX2E	Generic DDR ×2
	IDDRX4B	Generic DDR ×4
	IDDR71A	Generic DDR 7:1
Data Output	ODDRXE	Generic DDR ×1
	ODDRX2E	Generic DDR ×2
	ODDRX4B	Generic DDR ×4
	ODDR71A	Generic DDR 7:1
DLL	DQSDLLC	Master DLL for Generic ×2 and ×4
Input Delay	DELAYD	Delay block with dynamic control for Generic ×2, ×4
	DELAYE	Delay block with fixed delays for Generic DDR ×1, ×2, ×4
	DLLDELC	Clock slave delay cell for Generic DDR ×2, ×4

### 8.1. Input DDR Primitives

The input DDR primitives represent the modules used to capture both the GDDR data. There are several modes for the DDR input registers to implement different gearings for GDDR interfaces. For all the data ports of the input primitives, Q0 of the parallel data is the first bit received.

#### 8.1.1. IDDRXE

The primitive implements the input register block in ×1 gearing mode. This is used only for the generic DDR ×1 interface (gearing ratio 1:2) available on all sides of the MachXO3L/LF devices. It uses a single clock source, SCLK, for the entire primitive so it does not involve a clock domain transfer.




**Figure 8.1. IDDRXE Symbol**

The internal register structure for this primitive is based on the basic PIO cell, as shown in [Figure 2.1](#). The first set is the DDR register to capture the data at both edges of the SCLK. The second set is the synchronization registers to transfer the captured data to the FPGA core.

### 8.1.2. IDDRX2E

The primitive implements the input register block in  $\times 2$  gearing mode. This is used only for the generic DDR  $\times 2$  interface (gearing ratio 1:4) on the bottom side of the device. Its registers are designed to use edge clock routing on the GDDR interface and the system clock for FPGA core. The edge clock is connected to the ECLK port, while the system clock is connected to the SCLK port. This primitive can be used on both A/B or C/D pairs of I/O cells at the bottom side of the device.



**Figure 8.2. IDDRX2E Symbol**

The internal register structure for this primitive is based on the video PIO cell, as shown in receive path of [Figure 2.2](#).


The first set of the registers is the DDR register to capture the data at both edges of the ECLK. The second set is the synchronization registers to hold the data ready for clock domain transfer. The third set of registers performs the clock domain transfer from ECLK to SCLK.

The IDDRX2E primitive contains a fundamental logic error. 'Odd' word alignments (SEL = '1') do not present the correct data at the 'Q3' output port. You must be aware of this behavior if instantiating the primitive directly into his design, and take appropriate steps to correct the temporal misalignment.

In Diamond 3.12 and later versions, the temporal misalignment is corrected when using the Generic IDDRX2 logic interfaces (GDDR2\_RX.ECLK.Centered/Aligned) generated with the Lattice IPexpress tool, and which are described in the [Generic High-Speed DDR Interfaces](#) section.

### 8.1.3. IDDRX4B

The primitive implements the input register block in  $\times 4$  gearing mode. This is used only for the generic DDR  $\times 4$  interface (gearing ratio 1:8) on the bottom side of the device. Its registers are designed to use edge clock routing on the GDDR interface and the system clock on the FPGA side. The edge clock is connected to the ECLK port, while the system clock is connected to the SCLK port. This primitive can only be used on the A/B pair of the I/O cells at the bottom side of the device.



**Figure 8.3. IDDRX4B Symbol**


The 1:8 gearing of IDDRX4B uses two of the 1:4 gearing and shares the basic architecture with IDDRX2E. The internal register structure for this primitive is based on the video PIO cell, as shown in receive path of [Figure 2.2](#). The first set of registers is the DDR register to capture the data at both edges of the ECLK. The second set of registers is synchronization registers to hold the data ready for clock domain transfer. The third set of registers performs the clock domain transfer from ECLK to SCLK.

The IDDRX4B primitive contains a fundamental logic error. 'Odd' word alignments (SEL = '1') do not present the correct data at the 'Q7' output port. You must be aware of this behavior if instantiating the primitive directly into his design, and take appropriate steps to correct the temporal misalignment.

In Diamond 3.12 and later versions, the temporal misalignment is corrected when using the Generic IDDRX4 logic interfaces (GDDRX4\_RX.ECLK.Centered/Aligned) generated with the Lattice IPexpress tool, and which are described in the [Generic High-Speed DDR Interfaces](#) section.

### 8.1.4. IDDRX71A

The primitive implements the input register block in 7:1 gearing mode. This is used only for the generic DDR 71 interface (gearing ratio 1:7) on the bottom side of the device. Its registers are designed to use edge clock routing on the GDDR interface and the system clock on the FPGA side. The edge clock is connected to the ECLK port, while the system clock is connected to the SCLK port. This primitive, like the input  $\times 4$  gearing primitive, can only be used on the A/B pair of the PIO cell at the bottom side of the device.



**Figure 8.4. IDDRX71A Symbol**

The 1:7 gearing of IDDRX71A shares the same architecture as the 1:8 gearing of the IDDRX4B primitive. It depends on an internal control signal to select three bits or four bits data at a time. The internal register structure for this primitive is based on the video PIO cell, as shown in the receive path of [Figure 2.2](#). The first set of the registers is the DDR register to capture the data at both edges of ECLK. The second set is the synchronization registers to hold the data ready for clock domain transfer. The third set of registers performs the clock domain transfer from ECLK to SCLK.

## 8.2. Output DDR Primitives

The output DDR primitives represent the output DDR module used to multiplex two data streams before sending them out to the GDDR interface.

### 8.2.1. ODDRXE

This primitive will implement the output register block in  $\times 1$  gearing mode. It can be used in all sides of the MachXO3L/LF devices. A single primary clock source, SCLK from the FPGA core, is used for this primitive.




Figure 8.5. ODDRXE Symbol

The internal register structure for this primitive is based on the basic PIO cell, as shown in Figure 2.1. The SCLK is used to multiplex between the 2-bit parallel data to generate a serial data stream.

### 8.2.2. ODDR2E

The primitive implements the output register block in  $\times 2$  gearing mode. This is used only for the generic DDR  $\times 2$  interface (gearing ratio 4:1) on the top side of the device. Its registers are designed to use the system clock on the FPGA side and the edge clock at the DDR interface. The edge clock is connected to ECLK port, while the system clock is connected to SCLK port. This primitive can be used on both the A/B or C/D pairs of PIO cells at the top side of the device.




Figure 8.6. ODDR2E Symbol

The internal register structure for this primitive is based on the video PIO cell, as shown in transmit path of Figure 2.2. The parallel data is registered by SCLK at the first set of registers. At each update, the parallel data is clocked in by SCLK and is held by the second set of registers. The third set of registers has the data ready to be multiplexed out as serial data by the ECLK.

### 8.2.3. ODDR4B

The primitive implements the output register block in  $\times 4$  gearing mode. This is used only for the generic DDR  $\times 4$  interface (gearing ratio 8:1) on the top side of the device. Its registers are designed to use the system clock on the FPGA side and the edge clock at the GDDR interface. The edge clock is connected to the ECLK port, while the system clock is connected to the SCLK port. This primitive can only be used on the A/B pair of I/O cells at the top side of the device.




Figure 8.7. ODDR4B Symbol

The internal register structure for this primitive is based on the video PIO cell, as shown in the transmit path of [Figure 2.2](#). The parallel data is registered by SCLK at the first set of registers. At each update, the parallel data is clocked in by SCLK and is held by the second set of registers. The third set of registers has the data ready to be multiplexed out as serial data by ECLK.

### 8.2.4. ODDR71A

The primitive implements the output register block in 7:1 gearing mode. This is used only for the generic DDR 71 interface (gearing ratio 7:1) on the top side of the device. Its registers are designed to use the system clock on the FPGA side and the edge clock routing on the GDDR interface. The edge clock is connected to the ECLK port, while the system clock is connected to the SCLK port. This primitive can only be used on the A/B pair of I/O cells at the top side of the device.




Figure 8.8. ODDR71A Symbol

The 7:1 gearing of ODDR71A shares the same architecture as the 8:1 gearing of the ODDR4B primitive. It depends on the internal control signal to select the three or four bits of data at a time for transmission. The internal register structure for this primitive is based on the video PIO cell, as shown in the transmit path of Figure 2.2. The parallel data is registered by SCLK at the first set of registers. At each update, the parallel data is clocked in by SCLK and is held by the second set of registers. The third set of registers has the data ready to be multiplexed out as serial data by ECLK.

### 8.3. DDR Control Logic Primitives

The DDR primitives discussed below include the DLL and the delay elements. The delay elements are for data paths or the clock slave delay paths.

#### 8.3.1. DQSDLLC

The DQSDLLC is the on-chip DLL, which generates the 90° phase shift required for the DQS signal. Only one DQSDLLC can be used for the DDR implementations on one-half of the device. The clock input to this DLL should be at the same frequency as the DDR interface. The DQSDLLC generates the delay based on this clock frequency and the update control input to this block. The DQSDLLC updates the dynamic delay control code (DQSDEL) to the DLLDEL block when this update control (UDDCNTLN) input is asserted. Otherwise, the update will be in the hold condition. The active low signal on UDDCNTLN updates the clock phase using DQSDEL delay.




Figure 8.9. DQSDLLC Symbol

Table 8.2. DQSDLLC Signals

Signal	I/O	Description
CLK	I	Input clock to the DLL, same frequency as DDR interface
RST	I	DLL reset control
UDDCNTLN	I	Update/hold control to delay code before adjustment. Active low signal updates the delay code.
FREEZE	I	Use to freeze or release DLL input CLK
LOCK	O	DLL lock signal
DQSDEL	O	DLL delay control code to slave delay

The DQS delay can be updated for PVT variation using the UDDCNTLN input. The DQSDEL is updated when the UDDCNTLN is held low. The DQSDEL can be updated when variations are expected. It can be updated anytime except during a READ or WRITE operation.

The FREEZE input port of this component is used to freeze or release the DLL. When FREEZE goes high, the device will freeze the DLL to save power while the delay code is preserved. When FREEZE goes low, it will release the DLL to resume operation. FREEZE must be applied to the DQSDLLC before the clock stops.

By default, this DLL will generate a 90° phase shift for the DQS strobe based on the frequency of the input reference clock to the DLL. The user can control the sensitivity to jitter by using the LOCK\_SENSITIVITY attribute. This configuration bit can be programmed to be either HIGH or LOW. Lock\_sensitivity HIGH means more sensitive to jitter. It is recommended that the bit be programmed LOW.

The DQSDLLC supports a wide range of frequencies up to 400 MHz. The FIN attribute associated with this primitive allows the user to set the DLL frequency. It is possible to bypass the DLL locking process when the frequency becomes very low. The attribute FORCE\_MAX\_DELAY can be used for this purpose. When FORCE\_MAX\_DELAY is set in the


software, the DLL will not go through the locking process. Instead, DLL will be locked to maximum delay steps. The effect of the FORCE\_MAX\_DELAY attribute will not be reflected in the simulation model. The simulation model always models the 90° phase shift for DLL. Refer to [MachXO3 Family Data Sheet \(FPGA-DS-02032\)](#) for the range of frequencies when the FORCE\_MAX\_DELAY becomes effective.

**Table 8.3. Attribute for DQSDLLC**

Attribute	Description	Values	Software Default
LOCK_SENSITIVITY	Jitter sensitivity	HIGH, LOW	LOW
FIN	Input clock frequency of DLL	Range supported by DLL	100 MHz
FORCE_MAX_DELAY	Bypass DLL locking procedure at low frequency and sets the maximum delay setting	YES, NO	NO

### 8.3.2. DELAYE

Input data going to the DDR registers can optionally be delayed using the delay block, DELAYE. The 32-tap DELAYE block is used to compensate for clock injection delay times. The amount of the delay is determined by the software based on the type of interface implemented using the attribute DEL\_MODE. Users are allowed to set the delay by choosing the USER\_DEFINED mode for the block. When in USER\_DEFINED mode, user must manually set the number of delay steps to be used. Each delay stay would generate ~105ps of delay. It is recommended to use the PREDEFINED mode for all generic DDR interfaces. If an incorrect attribute value is used for a given interface, the DELAYE setting will be incorrect and the performance of the DDR interface will not be optimal. The DELAYE block is applicable to the receive mode of the DDR interfaces. It is available for all input register paths at all sides of a MachXO3L/LF device.



**Figure 8.10. DELAYE Symbol**

**Table 8.4. DELAYE Signals**

Signal	I/O	Description
A	I	DDR input from sysIO buffer
Z	O	Output with delay

**Table 8.5. DELAYE attributes**


Attribute	Description	Values	Software Default
DEL_MODE	Fixed delay value depending on interface and user-defined delay values	SCLK_ZEROHOLD ECLK_ALIGNED ECLK_CENTERED SCLK_ALIGNED SCLK_CENTERED USER_DEFINED	USER_DEFINED
DEL_VALUE	User-defined value	DELAY0...DELAY31	DELAY0

**Table 8.6. DEL\_MODE Values Corresponding to the GDDR Interface**

Interface Name	DEL_MODE Values
GIREG_RX.SCLK	SCLK_ZERHOLD
GDDR1_RX.SCLK.Aligned	SCLK_ALIGNED
GDDR1_RX.SCLK.Centered	SCLK_CENTERED
GDDR2_RX.ECLK.Aligned	ECLK_ALIGNED
GDDR2_RX.ECLK.Centered	ECLK_CENTERED
GDDR4_RX.ECLK.Aligned	ECLK_ALIGNED
GDDR4_RX.ECLK.Centered	ECLK_CENTERED
GDDR71_RX.ECLK.71	Bypass
GOREG_TX.SCLK	N/A
GDDR1_TX.SCLK.Centered	N/A
GDDR1_TX.SCLK.Aligned	N/A
GDDR2_TX.ECLK.Aligned	N/A
GDDR2_TX.ECLK.Centered	N/A
GDDR4_TX.ECLK.ALIGNED	N/A
GDDR4_TX.ECLK.CENTERED	N/A
GDDR_TX.ECLK.7:1	N/A

### 8.3.3. DELAYD

At the bottom side of the device, input data going to the DDR registers can also be delayed by the DELAYD block. Unlike the DELAYE block where the delay is determined during the operation of the device, the DELAYD block allows user to control the amount of data delay while the device is in operation. This block receives 5-bit (32 taps) delay control. The 5-bit delay is dynamically controlled by the user logic through the delay port. Each delay step would generate ~105 ps of delay.




**Figure 8.11. DELAYD Symbol**

**Table 8.7. DELAYD signals**

Signal	I/O	Description
A	I	DDR input from I/O buffer
DEL4, DEL3, DEL2, DEL1, DELO	I	Dynamic delay input port from FPGA logic
Z	O	Output with delay

### 8.3.4. DLLDELC

This is the clock slave delay cell, which is used to generate a 90° delay in all receive aligned interfaces. The 90° delay is calculated based on the input clock to the DQSDLLC element. The amount of delay required is based on the delay control code, DQSDEL, generated from the DQSDLLC.



**Figure 8.12. DLLDELC Symbol**

**Table 8.8. DLLDELC Signals**

Signal	I/O	Description
CLKI	I	Data Input from I/O buffer
DQSDEL	I	Dynamic delay inputs from DQSDLLC
CLKO	O	Output with delay

## References

- [MachXO3 webpage](#)
- [MachXO3 Family Data Sheet \(FPGA-DS-02032\)](#)
- [MachXO3 sysCLOCK PLL Design and User Guide \(FPGA-TN-02058\)](#)
- [MIPI D-PHY Reference Design \(FPGA-RD-02040\)](#)
- [FPGA Design Software webpage](#)
- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans

## Technical Support Assistance

Submit a technical support case through [www.latticesemi.com/techsupport](http://www.latticesemi.com/techsupport).

For frequently asked questions, refer to the Lattice Answer Database at [www.latticesemi.com/en/Support/AnswerDatabase](http://www.latticesemi.com/en/Support/AnswerDatabase).

## Revision History

### Revision 1.4, April 2026

Section	Change Summary
All	Minor editorial fixes.
Abbreviations in This Document	Replaced <i>Acronyms</i> with <i>Abbreviations</i> .
DDR Software Primitives and Attributes	Corrected the figure reference in the <a href="#">IDDRX4B</a> section from <i>Figure 1c</i> to <i>Figure 2.2</i> .
References	Added this section.
Technical Support Assistance	Added reference to the Lattice Answer Database on the Lattice website.

### Revision 1.3, June 2021

Section	Change Summary
Architecture for High-Speed Interfaces	<ul style="list-style-type: none"> <li>Added a graphical MUX symbol in Figure 2.2. Video PIO Cell for <math>\times 2/\times 4</math> and 7:1 Applications in MachXO3L/LF.</li> <li>Updated the Clock Domain Transfer at PIO Cells section. Added context information. Also revised and added timing diagrams.</li> </ul>
Generic High-Speed DDR Interfaces	Added context information on the Temporal Alignment block and updated Figure 5.4 through Figure 5.7.
DDR Software Primitives and Attributes	Added context information in the IDDRX2E and the IDDRX4B sections.

### Revision 1.2, January 2020

Section	Change Summary
All	<ul style="list-style-type: none"> <li>Changed document number from TN1281 to FPGA-TN-02057.</li> <li>Updated document template.</li> </ul>
Disclaimers	Added this section.

### Revision 1.1, March 2015

Section	Change Summary
All	Product name/trademark adjustment. Included MachXO3LF device.

### Revision 1.0, February 2014

Section	Change Summary
All	Initial release



[www.latticesemi.com](http://www.latticesemi.com)