• Home >
  • Lattice Solutions

Lattice Solutions

Everything you need to quickly and easily complete your design

Share This Result >

Narrow Your Results



Solution Type
Device Support
Tags
Providers
Clear All
  • Helion IONOS Image Signal Processing IP Portfolio

    IP Core

    Helion IONOS Image Signal Processing IP Portfolio

    Comprehensive, high-quality, highly-configurable ISP solution from Helion Vision, from basic to advanced High Dynamic Range Imaging (HDRI) color pipelines.
    MachXO, LatticeXP2, LatticeECP3, CrossLink, ECP5 / ECP5-5G, CrossLink-NX 
    HDR, Image Processing, Video Tx/Rx, Lattice mVision, Automotive 
    Helion IONOS Image Signal Processing IP Portfolio
  • Byte to Pixel Converter IP Core

    IP Core

    Byte to Pixel Converter IP Core

    Lattice Semiconductor Byte-to-Pixel Converter IP converts CSI-2/DSI standard based video payload packets from D-PHY Receiver Module output to pixel format
    CrossLink, CrossLinkPlus, CrossLink-NX, Certus-NX, CertusPro-NX, Avant-E, MachXO5-NX 
    MIPI, Modular MIPI/D-PHY, Parallel Video, Video Tx/Rx, Lattice mVision, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Guidance Systems, Automotive, Space 
    Byte to Pixel Converter IP Core
  • CSI-2/DSI D-PHY Receiver IP Core

    IP Core

    CSI-2/DSI D-PHY Receiver IP Core

    Modular MIPI/D-PHY IP - PHY for receiving MIPI CSI-2/DSI Data for further processing. Supports up to 4 MIPI lanes to 10Gb/s
    CrossLink, CrossLinkPlus, CrossLink-NX, Certus-NX, CertusPro-NX, MachXO5-NX, Avant-E 
    CSI-2, DSI, MIPI, Modular MIPI/D-PHY, Video Tx/Rx, Lattice mVision, AR / VR & Drones, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Automotive 
    CSI-2/DSI D-PHY Receiver IP Core
  • CSI-2/DSI D-PHY Transmitter IP Core

    IP Core

    CSI-2/DSI D-PHY Transmitter IP Core

    The CSI-2/DSI D-PHY Transmitter Submodule IP is for applications requiring D-PHY transmitter in the FPGA logic & supports both high-speed & low power modes
    CrossLink, CrossLinkPlus, CrossLink-NX, Certus-NX, CertusPro-NX, Avant-E, MachXO5-NX 
    CSI-2, DSI, MIPI, Modular MIPI/D-PHY, Video Tx/Rx, Lattice mVision, AR / VR & Drones, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Guidance Systems, Automotive, Space 
    CSI-2/DSI D-PHY Transmitter IP Core
  • FPD-LINK Receiver

    IP Core

    FPD-LINK Receiver

    Modular MIPI/D-PHY IP - Converts FPD-LINK Video Streams to Pixel Clock Domain
    CrossLink, CrossLink-NX, Certus-NX, MachXO5-NX, Avant-E 
    LVDS Video, MIPI, Modular MIPI/D-PHY, Video Tx/Rx, Lattice mVision, Automotive 
    FPD-LINK Receiver
  • FPD-LINK Transmitter

    IP Core

    FPD-LINK Transmitter

    Modular MIPI/D-PHY IP - Convert Pixel Data Streams to an FPD-LINK Video Stream
    CrossLink, CrossLinkPlus, CrossLink-NX, Certus-NX, Avant-E, MachXO5-NX 
    LVDS Video, MIPI, Modular MIPI/D-PHY, Video Tx/Rx, Lattice mVision, Automotive 
    FPD-LINK Transmitter
  • Pixel to Byte Converter IP Core

    IP Core

    Pixel to Byte Converter IP Core

    Converts one, two, four, six, eight, or ten pixels per pixel clock into MIPI D-PHY byte packet compatible format
    CrossLink, CrossLinkPlus, CrossLink-NX, Certus-NX, CertusPro-NX, Avant-E, MachXO5-NX 
    CSI-2, MIPI, Modular MIPI/D-PHY, Parallel Video, Video Tx/Rx, Lattice mVision, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Guidance Systems, Automotive 
    Pixel to Byte Converter IP Core
  • SubLVDS Image Sensor Receiver IP Core

    IP Core

    SubLVDS Image Sensor Receiver IP Core

    The subLVDS interface is primarily used in image sensors, integrating one clock pair and one or more data pairs.
    CrossLink, CrossLinkPlus, CrossLink-NX, Certus-NX, CertusPro-NX, Avant-E, MachXO5-NX 
    LVDS Video, MIPI, Modular MIPI/D-PHY, Video Tx/Rx, Lattice mVision, Automotive 
    SubLVDS Image Sensor Receiver IP Core
  • 1 to N MIPI CSI-2/DSI Duplicator

    Reference Design

    1 to N MIPI CSI-2/DSI Duplicator

    The 1 to N MIPI CSI-2DSI Duplicator reference design with CertusPro™-NX devices can solve many video bridging, aggregation, and ISP design challenges.
    CrossLink, CrossLinkPlus, CrossLink-NX, CertusPro-NX 
    CSI-2, MIPI, Modular MIPI/D-PHY, Lattice mVision, DSI, Video Tx/Rx, AR / VR & Drones, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, UAVs, Automotive 
    1 to N MIPI CSI-2/DSI Duplicator
  • MIPI CSI-2 Virtual Channel Aggregation with CrossLink-NX

    Reference Design

    MIPI CSI-2 Virtual Channel Aggregation with CrossLink-NX

    Modular MIPI/D-PHY Reference Design - Adaptable and flexible solution combines multiple MIPI CSI-2 inputs to a single CSI-2 output stream.
    CrossLink, CrossLinkPlus, CrossLink-NX 
    CSI-2, MIPI, Modular MIPI/D-PHY, Lattice mVision, Signal Aggregation, Video Tx/Rx, Video Aggregation, AR / VR & Drones, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Defense, Automotive 
    MIPI CSI-2 Virtual Channel Aggregation with CrossLink-NX
  • MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge

    Reference Design

    MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge

    Modular MIPI/D-PHY Reference Design - Complete solution integrates the Byte to Pixel Converter, CSI-2/DSI D-PHY Receiver and FPD-LINK (OpenLDI) Transmitter
    CrossLink, CrossLinkPlus, CrossLink-NX, CertusPro-NX 
    LVDS Video, MIPI, Modular MIPI/D-PHY, Lattice mVision, Video Tx/Rx, CSI-2, DSI, AR / VR & Drones, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Automotive 
    MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge
  • N Input to 1 Output MIPI CSI-2 Side-by-Side Aggregation

    Reference Design

    N Input to 1 Output MIPI CSI-2 Side-by-Side Aggregation

    Modular MIPI/D-PHY Reference Design - Aggregate multiple MIPI CSI-2 inputs up to 5 channels horizontally line by line to a single CSI-2 output
    CrossLink, CrossLinkPlus, CrossLink-NX 
    CSI-2, MIPI, Modular MIPI/D-PHY, Lattice mVision, Signal Aggregation, Video Tx/Rx, Video Aggregation, AR / VR & Drones, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Defense, Automotive 
    N Input to 1 Output MIPI CSI-2 Side-by-Side Aggregation
  • SubLVDS to MIPI CSI-2 Image Sensor Bridge

    Reference Design

    SubLVDS to MIPI CSI-2 Image Sensor Bridge

    Modular MIPI/D-PHY Reference Design - Complete solution integrates the Pixel to Byte Converter, SubLVDS Image Sensor Recevier and CSI-2/DSI D-PHY Transmitter
    CrossLink, CrossLinkPlus 
    CSI-2, LVDS Video, MIPI, Modular MIPI/D-PHY, Lattice mVision, Video Tx/Rx, Automotive 
    SubLVDS to MIPI CSI-2 Image Sensor Bridge
  • Generic Soft SPI Master Controller Reference Design

    Reference Design

    Generic Soft SPI Master Controller Reference Design

    Provides an interface between a generic processor with parallel bus interface and external SPI devices.
    MachXO2, MachXO3, LatticeECP3, ECP5 / ECP5-5G, CrossLink, CrossLink-NX, iCE40 UltraPlus 
    SPI, Wishbone, TOR Switch, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets 
    Generic Soft SPI Master Controller Reference Design
  • Soft I2C Bus Master

    Reference Design

    Soft I2C Bus Master

    Implements a soft I2C Bus Master in Verilog, supporting many Lattice FPGA families
    CrossLink, CrossLink-NX, CrossLinkPlus, ECP5 / ECP5-5G, iCE40 UltraPlus, LatticeECP3, MachXO2, MachXO3, Mach-NX 
    5G, Computing, IoT, TOR Switch, Bus Controllers, I2C 
    Soft I2C Bus Master
  • Soft I2C Slave Peripheral

    Reference Design

    Soft I2C Slave Peripheral

    Implements a soft I2C Slave Peripheral in Verilog, supporting many Lattice FPGA families
    CrossLink, CrossLink-NX, CrossLinkPlus, ECP5 / ECP5-5G, iCE40 UltraPlus, LatticeECP3, MachXO2, MachXO3 
    5G, Computing, IoT, TOR Switch, Bus Controllers, I2C 
    Soft I2C Slave Peripheral
  • DPC CCM – Color correction

    IP Core

    DPC CCM – Color correction

    DPC CCM is designed to reduce the difference between the spectral characteristics of an image sensor and the spectral response of the human eye.
    ECP5 / ECP5-5G, CrossLink 
    RISC-V, AXI, Image Processing, Video Tx/Rx, Embedded Ram 
    DPC CCM – Color correction
  • DPC Color Conversion

    IP Core

    DPC Color Conversion

    DPC Color Conversion allows real-time conversion of the RGB colour space into the YCbCr colour space.
    ECP5 / ECP5-5G, CrossLink 
    RISC-V, AXI, Image Processing, Video Tx/Rx, Embedded Ram 
    DPC Color Conversion
  • DPC Convolution 3x3

    IP Core

    DPC Convolution 3x3

    DPC Conv3x3 applies a kernel to a video stream, in real time, in order to obtain spatial filtering such as Sobel, Gaussian, Laplacian and more.
    ECP5 / ECP5-5G, CrossLink 
    RISC-V, AXI, Image Processing, Video Tx/Rx, Embedded Ram 
    DPC Convolution 3x3
  • DPC Debayer

    IP Core

    DPC Debayer

    DPC Debayer reconstructs RGB images, in real time, from RAW data captured by an image sensor.
    ECP5 / ECP5-5G, CrossLink 
    RISC-V, AXI, Image Processing, Video Tx/Rx, Embedded Ram 
    DPC Debayer
    • Page 1 of 2
    First Previous
    1 2
    		Next Last

    About Us

    Sales

    Support

     
     
     
     
     
    Lattice QR code