• Home >
  • Lattice Solutions

Lattice Solutions

Everything you need to quickly and easily complete your design

Share This Result >

Narrow Your Results



Solution Type
Device Support
Tags
Providers
Clear All
  • Timer/Counter IP Core

    IP Core

    Timer/Counter IP Core

    The Lattice Semiconductor Timer/Counter IP is used to track timeouts in the system, and it generates an interrupt to the CPU when a timeout is detected.
    Certus-NX, CrossLink-NX, Avant-E, Avant-G, Avant-X, CertusPro-NX, CrossLink, CrossLinkPlus, ECP5 / ECP5-5G, iCE40 LP/HX, iCE40 Ultra / UltraLite, iCE40 UltraPlus, LatticeECP2/M, LatticeECP3, LatticeSC/M, LatticeXP2, Mach-NX, MachXO, MachXO2, MachXO3, MachXO3D, MachXO5-NX, Certus-N2 
    AMBA, Lattice Propel, Lattice Diamond, Lattice Radiant, APB, AHB-Lite, Lattice Sentry, Lattice Sentry PFR IP Package, Security 
    Timer/Counter IP Core
  • SSPI Embedded Programming using RPi Reference Design

    Reference Design

    SSPI Embedded Programming using RPi Reference Design

    SSPI Embedded Programming reference design provides several benefits, such as low power consumption and reasonable CPU, GPU, and memory performance.
    CertusPro-NX, CrossLink-NX, CrossLinkPlus, CrossLink, MachXO3, MachXO2 
    SSPI, Raspberry Pi 
    SSPI Embedded Programming using RPi Reference Design
  • CSI-2/DSI D-PHY Receiver IP Core

    IP Core

    CSI-2/DSI D-PHY Receiver IP Core

    Modular MIPI/D-PHY IP - PHY for receiving MIPI CSI-2/DSI Data for further processing. Supports up to 4 MIPI lanes to 10Gb/s
    CrossLink, CrossLinkPlus, CrossLink-NX, Certus-NX, CertusPro-NX, MachXO5-NX, Avant-E, Avant-G, Avant-X, Certus-N2 
    CSI-2, DSI, MIPI, Modular MIPI/D-PHY, Video Tx/Rx, Lattice mVision, AR / VR & Drones, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Automotive, MIPI Bundle, Lattice Drive 
    CSI-2/DSI D-PHY Receiver IP Core
  • CSI-2/DSI D-PHY Transmitter IP Core

    IP Core

    CSI-2/DSI D-PHY Transmitter IP Core

    The CSI-2/DSI D-PHY Transmitter Submodule IP is for applications requiring D-PHY transmitter in the FPGA logic & supports both high-speed & low power modes
    Avant-E, Avant-G, Avant-X, CrossLink-NX, Certus-NX, CertusPro-NX, MachXO5-NX, Certus-N2, CrossLink, CrossLinkPlus 
    CSI-2, DSI, MIPI, Modular MIPI/D-PHY, Video Tx/Rx, Lattice mVision, AR / VR & Drones, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Guidance Systems, Automotive, Space, MIPI Bundle, Lattice Drive 
    CSI-2/DSI D-PHY Transmitter IP Core
  • OpenLDI/FPD-Link/LVDS Receiver IP Core

    IP Core

    OpenLDI/FPD-Link/LVDS Receiver IP Core

    Modular MIPI/D-PHY IP - Converts FPD-LINK Video Streams to Pixel Clock Domain
    Avant-E, Avant-G, Avant-X, CrossLink-NX, Certus-NX, CertusPro-NX, MachXO5-NX, Certus-N2, CrossLink, CrossLinkPlus 
    LVDS Video, MIPI, Modular MIPI/D-PHY, Video Tx/Rx, Lattice mVision, Automotive, MIPI Bundle, Lattice Drive 
    OpenLDI/FPD-Link/LVDS Receiver IP Core
  • OpenLDI/FPD-Link/LVDS Transmitter IP Core

    IP Core

    OpenLDI/FPD-Link/LVDS Transmitter IP Core

    The FPD-LINK Transmitter Interface IP translates DSI video streams to LVDS interface for an FDP-Link connection to displays.
    Avant-E, Avant-G, Avant-X, CrossLink-NX, Certus-NX, CertusPro-NX, MachXO5-NX, Certus-N2, CrossLinkPlus, CrossLink 
    LVDS Video, MIPI, Modular MIPI/D-PHY, Video Tx/Rx, Lattice mVision, Automotive, MIPI Bundle, Lattice Drive 
    OpenLDI/FPD-Link/LVDS Transmitter IP Core
  • ​​1 to N MIPI CSI-2/DSI Duplicator Reference Design​

    Reference Design

    ​​1 to N MIPI CSI-2/DSI Duplicator Reference Design​

    The 1 to N MIPI CSI-2DSI Duplicator reference design stream on one RX channel is duplicated and sent out on one to four TX channels.
    CrossLink, CrossLinkPlus, CrossLink-NX, CertusPro-NX, Avant-X 
    CSI-2, MIPI, Modular MIPI/D-PHY, Lattice mVision, DSI, Video Tx/Rx, AR / VR & Drones, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, UAVs, Automotive 
    ​​1 to N MIPI CSI-2/DSI Duplicator Reference Design​
  • MIPI CSI-2 Virtual Channel Aggregation Reference Design

    Reference Design

    MIPI CSI-2 Virtual Channel Aggregation Reference Design

    Modular MIPI/D-PHY Reference Design - Adaptable and flexible solution combines multiple MIPI CSI-2 inputs to a single CSI-2 output stream.
    CrossLink, CrossLinkPlus, CrossLink-NX 
    CSI-2, MIPI, Modular MIPI/D-PHY, Lattice mVision, Signal Aggregation, Video Tx/Rx, Video Aggregation, AR / VR & Drones, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Defense, Automotive 
    MIPI CSI-2 Virtual Channel Aggregation Reference Design
  • MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge

    Reference Design

    MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge

    Modular MIPI/D-PHY Reference Design - Complete solution integrates the Byte to Pixel Converter, CSI-2/DSI D-PHY Receiver and FPD-LINK (OpenLDI) Transmitter
    CrossLink, CrossLinkPlus, CrossLink-NX, CertusPro-NX 
    LVDS Video, MIPI, Modular MIPI/D-PHY, Lattice mVision, Video Tx/Rx, CSI-2, DSI, AR / VR & Drones, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Automotive 
    MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge
  • N Input to 1 Output MIPI CSI-2 Side-by-Side Aggregation

    Reference Design

    N Input to 1 Output MIPI CSI-2 Side-by-Side Aggregation

    Modular MIPI/D-PHY Reference Design - Aggregate multiple MIPI CSI-2 inputs up to 5 channels horizontally line by line to a single CSI-2 output
    CrossLink, CrossLinkPlus, CrossLink-NX 
    CSI-2, MIPI, Modular MIPI/D-PHY, Lattice mVision, Signal Aggregation, Video Tx/Rx, Video Aggregation, AR / VR & Drones, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Defense, Automotive 
    N Input to 1 Output MIPI CSI-2 Side-by-Side Aggregation
  • SubLVDS to MIPI CSI-2 Image Sensor Bridge

    Reference Design

    SubLVDS to MIPI CSI-2 Image Sensor Bridge

    Modular MIPI/D-PHY Reference Design - Complete solution integrates the Pixel to Byte Converter, SubLVDS Image Sensor Recevier and CSI-2/DSI D-PHY Transmitter
    CrossLink, CrossLinkPlus 
    CSI-2, LVDS Video, MIPI, Modular MIPI/D-PHY, Lattice mVision, Video Tx/Rx, Automotive 
    SubLVDS to MIPI CSI-2 Image Sensor Bridge
  • Soft I2C Bus Master

    Reference Design

    Soft I2C Bus Master

    Implements a soft I2C Bus Master in Verilog, supporting many Lattice FPGA families
    CrossLink, CrossLink-NX, CrossLinkPlus, ECP5 / ECP5-5G, iCE40 UltraPlus, LatticeECP3, MachXO2, MachXO3, Mach-NX 
    5G, Computing, IoT, TOR Switch, Bus Controllers, I2C 
    Soft I2C Bus Master
  • Soft I2C Slave Peripheral

    Reference Design

    Soft I2C Slave Peripheral

    Implements a soft I2C Slave Peripheral in Verilog, supporting many Lattice FPGA families
    CrossLink, CrossLink-NX, CrossLinkPlus, ECP5 / ECP5-5G, iCE40 UltraPlus, LatticeECP3, MachXO2, MachXO3 
    5G, Computing, IoT, TOR Switch, Bus Controllers, I2C 
    Soft I2C Slave Peripheral
    • Page 1 of 1
    First Previous
    1
    		Next Last

    ABOUT LATTICE

    SALES

    SUPPORT

    FOLLOW