Lattice Solutions

Everything you need to quickly and easily complete your design

Our system is going under maintenance starting December 9, 2024 at 8:30 AM Pacific and ending December 9, 2024 at 10:30 AM Pacific. During this window, the website may not be reachable. For immediate assistance, please contact techsupport@latticesemi.com.
Share This Result >

Narrow Your Results



Solution Type



Device Support





















Tags

































Providers


Clear All
  • Helion IONOS Image Signal Processing IP Portfolio

    IP Core

    Helion IONOS Image Signal Processing IP Portfolio

    Comprehensive, high-quality, highly-configurable ISP solution from Helion Vision, from basic to advanced High Dynamic Range Imaging (HDRI) color pipelines.
    Helion IONOS Image Signal Processing IP Portfolio
  • SubLVDS Image Sensor Receiver IP Core

    IP Core

    SubLVDS Image Sensor Receiver IP Core

    The subLVDS interface is primarily used in image sensors, integrating one clock pair and one or more data pairs.
    SubLVDS Image Sensor Receiver IP Core
  • DPC CCM – Color correction

    IP Core

    DPC CCM – Color correction

    DPC CCM is designed to reduce the difference between the spectral characteristics of an image sensor and the spectral response of the human eye.
    DPC CCM – Color correction
  • DPC Color Conversion

    IP Core

    DPC Color Conversion

    DPC Color Conversion allows real-time conversion of the RGB colour space into the YCbCr colour space.
    DPC Color Conversion
  • DPC Convolution 3x3

    IP Core

    DPC Convolution 3x3

    DPC Conv3x3 applies a kernel to a video stream, in real time, in order to obtain spatial filtering such as Sobel, Gaussian, Laplacian and more.
    DPC Convolution 3x3
  • DPC Debayer

    IP Core

    DPC Debayer

    DPC Debayer reconstructs RGB images, in real time, from RAW data captured by an image sensor.
    DPC Debayer
  • DPC Defective Pixel Correction

    IP Core

    DPC Defective Pixel Correction

    DPC Defective detects and corrects defective pixels in applications with a Bayer pattern image sensor.
    DPC Defective Pixel Correction
  • DPC Gamma RGB

    IP Core

    DPC Gamma RGB

    DPC Gamma RGB is the IP dedicated to correcting, in real time, the gamma transformation curve of an incoming video stream.
    DPC Gamma RGB
  • DPC HDR

    IP Core

    DPC HDR

    DPC HDR obtains an HDR (High Dynamic Range) output stream from two separate input streams (high exposure and low exposure).
    DPC HDR
  • DPC Statistics RGB

    IP Core

    DPC Statistics RGB

    DPC Statistics RGB provides, for each frame, the histograms of the R, G and B channels.
    DPC Statistics RGB
  • DPC Statistics YCbCr

    IP Core

    DPC Statistics YCbCr

    DPC Statistics YCbCr provides, for each frame, the histograms of the Y, Cb and Cr channels.
    DPC Statistics YCbCr
  • DPC Subsampler 4:2:2

    IP Core

    DPC Subsampler 4:2:2

    DPC Subsampler422 is a simple IP block for real-time conversion of a YCbCr 4:4:4 video stream to a YCbCr 4:2:2 stream.
    DPC Subsampler 4:2:2
  • 1 Input to 1 Output MIPI CSI-2 Camera Repeater Bridge

    IP Core

    1 Input to 1 Output MIPI CSI-2 Camera Repeater Bridge

    Archived IP - Use newer Modular MIPI/D-PHY IP for this function. Used as a repeater to extend the length between the camera and the host processor.
    1 Input to 1 Output MIPI CSI-2 Camera Repeater Bridge
  • 1 Input to 1 Output MIPI DSI Display Interface Bridge

    IP Core

    1 Input to 1 Output MIPI DSI Display Interface Bridge

    Archived IP - Use newer Modular MIPI/D-PHY IP for this function. MIPI DSI to MIPI DSI pass through for updated DCS config, scaling / cropping, or as a redriver.
    1 Input to 1 Output MIPI DSI Display Interface Bridge
  • 1 Input to 2 Output MIPI CSI-2 Camera Splitter Bridge

    IP Core

    1 Input to 2 Output MIPI CSI-2 Camera Splitter Bridge

    Archived IP - Use newer Modular MIPI/D-PHY IP for this function. Connects to two cameras from a single application processor port.
    1 Input to 2 Output MIPI CSI-2 Camera Splitter Bridge
  • 1 Input to 2 Output MIPI DSI Display Splitter Bridge

    IP Core

    1 Input to 2 Output MIPI DSI Display Splitter Bridge

    Archived IP - Use newer Modular MIPI/D-PHY IP for this function. Expands the number of display interfaces supported by an Application Processor.
    1 Input to 2 Output MIPI DSI Display Splitter Bridge
  • Page 1 of 2
    First Previous
    1 2
    Next Last