AXI4 to AHB-Lite Bridge Module

Interface Between the High-speed AXI4 and AHB-Lite

Our system is going under maintenance starting February 14, 2025 at 6:00 PM Pacific and ending February 15, 2025 at 12:00 AM Pacific. During this window, the website may not be reachable. For immediate assistance, please contact techsupport@latticesemi.com.

The Lattice Semiconductor AXI4 to AHB-Lite Bridge Module is used for interfacing one AXI4 Manager to one AHB-Lite Subordinate. When interfacing to multiple AHB-Lite Subordinates, this IP should be used together with an AHB-Lite interconnect. The read and write transfers on the AXI4 are converted into equivalent transfers on the AHB-Lite.

Resource Utilization details are available in the IP Core User Guide.

Features

  • Compliance with AMBA AXI4 and AMBA 3 AHB-Lite Protocol
  • Support for configurable data interface: 8,16,32,64,128,256,512 and 1024
  • Support for configurable AXI4 ID width: 1 to 11
  • Support for configurable AXI4 user width: 1 to 128

Jump to

Block Diagram

Ordering Information

The AXI4 to AHB-Lite Bridge Module is provided at no additional cost with Lattice Propel Builder.

Documentation

Quick Reference
Information Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
AXI4 to AHB-Lite Bridge Module User Guide
FPGA-IPUG-02199 1.4 12/20/2024 PDF 338 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
AXI4 to AHB-Lite Bridge Module Release Notes
FPGA-RN-02046 1.0 12/20/2024 PDF 214.5 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.