Fast Hash Core

Helion Tech LogoThe Helion Fast Hash core family implements the NIST approved SHA-1, SHA-224, SHA-256, SHA-384 and SHA-512 secure hash algorithms to FIPS 180-3 and the legacy MD5 hash algorithm to RFC 1321. These are high performance cores that are available in single or multi-mode versions and have been designed specifically for use in Lattice FPGA.

The hash algorithms take as input a message of arbitrary length, process the message as a series of 512 or 1024 bit blocks, and produce as output a compressed representation of the message data in the form of a message digest, the length of which varies with hash algorithm. Applications for the hashing cores include implementations of the standard Keyed-Hash Message Authentication Code (HMAC) described in FIPS 198-1. They are commonly used in the IPsec and TLS/SSL protocols, as well as Digital Signature applications, where a hash function is required to ensure both data integrity and origin authentication.


  • Implements one or more of SHA-1, SHA-224, SHA-256, SHA-384, SHA-512 & MD5 hash algorithms
  • Fast operation – one clock per hashing algorithm round
  • Performs automatic message length calculation and padding insertion
  • Optional user initialisation of IVs for efficient HMAC support
  • HMAC wrapper available for quick and easy implementation
  • Optional state unload/reload feature for handling fragmented messages
  • Simple external interface
  • Highly optimised for Lattice FPGAs

Jump to

Block Diagram

Ordering Information

This IP core is supported and sold by Helion Technology, contact Helion Technology at or visit their website at for more information.


Quick Reference
Select All
Helion Technology - Fast Hash Core
3/23/2011 PDF 79.6 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.