Lattice Sentry SMBus Mailbox IP Core

System Management Bus IP Core

The System Management Bus (SMBus) is a two-wire interface through which simple system and power management devices can communicate with the rest of the system. The protocol is compatible with the I2C bus protocol and is often found in monitoring power conditions, temperature, and other sensors on a board. While the SMBus is derived from I2C, there are several major differences existing between the specifications of the two buses.

Resource Utilization details are available in the IP Core User Guide.

Features

  • Compatible with SMBus and AHB-Lite Specification
  • Supports SMBus controller, SMBus target, SMBus mailbox
  • Supports MCTP over SMBus
  • Supports 7-bit/10-bit addressing modes
  • Supports Fairness arbitration SMBus arbitration mechanism

Block Diagram

Documentation

Quick Reference
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Lattice Sentry SMBus Mailbox IP Core – User Guide
FPGA-IPUG-02165 1.1 8/25/2024 PDF 607.2 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.