The Lattice I3C IP Core is designed to comply with the MIPI I3C specification. Both Master and Slave versions of this IP Core are available.
The MIPI I3C interface eases sensor system design architectures in mobile wireless products by providing a fast, low-cost, low-power, two-wire digital interface for sensors. I3C a single scalable, cost effective, power efficient protocol to solve issues with the high protocol overhead, power consumption, nonstandard protocol, separate lines for interrupt and the rest requirement. Implementing the I3C Specification greatly increases the implementation flexibility for an ever-expanding sensor subsystem as efficiently and at as low cost as possible.
I3C is backward compatible with many Legacy I2C Devices, but I3C offers greater than 10x speed improvements, more efficient bus power management, new communication Modes, and new Device roles, including an ability to change Device Roles over time (i.e., the initial Master can cooperatively pass the Mastership to another I3C Device on the Bus, if the requesting I3C Device supports Secondary Master feature).