Convolutional Neural Network (CNN) Accelerator IP

Rapidly Implement Machine Learning Inferencing

Related Products


Embedded Vision Development Kit

Take advantage of the power of FPGA’s parallel processing to implement CNNs. This IP enables you to implement your own custom network or use many of the commonly used networks published by others.

Our IP provides the flexibility to adjust the number of acceleration engines. By adjusting the numbers of engines and allocated memory, users can trade speed of operation with FPGA’s capacity to obtain the best match for their application.

The CNN Accelerator IP is paired with the Lattice Neural Network Complier Tool. The compiler takes the networks developed common machine learning frameworks, analyzes for resource usage, simulates for performance and functionality, and then compile for the CNN Accelerator IP.

  • Performs a series of calculations per command sequence generated by the Lattice NN Compiler tool
  • Support for commonly used NN models, such as Mobilenet v1/v2, Resent, SSD and VGG
  • Configurable bit width of weights (16 bit, 8 bit, 1 bit)
  • Configurable resource usage for tradeoff between resource and performance
  • Takes advantage of internal and external memory resource and manages access to optimize performance
Lattice sensAI

Jump to

Block Diagram

Convolutional Neural Network (CNN) Accelerator IP Block Diagram

Performance and Size

ECP5 Performance and Resource Utilization 1
No. of Convolution Engines No. of Internal Storage of Blob  Registers LUTs Slices Block RAMs clk Fmax (MHz) 2
1 2 3607 4829 3601 25 150.218
4 8 9064 13661 9890 76 144.509
8 16 16482 25889 18456 144 121.892

1. Generated using Lattice Diamond 3.10.0.111.0. with Synthesis Tool: Synplify Pro targeting a LFE5UM-85F-8BG756I. Performance may vary when using a different software version or targeting a different device density or speed grade.
2. Fmax is generated when the FPGA design only contains the CNN Accelerator IP Core. These values may be reduced when user logic is added to the FPGA design.

Ordering Information

Family Part Number Description
ECP5 CNN-ACCEL-E5-U Single Design License
ECP5 CNN-ACCEL-E5-UT Site License

Documentation

Quick Reference
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
CNN Accelerator IP User Guide
FPGA-IPUG-02037 2.2 12/16/2020 PDF 1.3 MB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

ABOUT LATTICE

SALES

SUPPORT

FOLLOW