Speed Sign Detection

Lattice sensAI Demo

Speed Sign Detection demo uses the Convolutional Neural Network (CNN) for automotive applications. CNNs enables the traditional tasks typically performed by humans to improve a more efficient and faster implementation of data. Parallelization in FPGAs makes them most suited for implementing neural networks.

Convolutional Neural Network used in this demonstration can be trained by passing multiple traffic signs through the untrained model to calculate weights and activations. This creates a trained model of weights and activations read by the CNN Accelerator implemented in ECP5 FPGA. The end result is that the camera can detect and display the speed limits when the sign passes in front of it, displaying the indicated speed.

Low-power, production-priced ECP5 brings best in class power vs. performance efficiency in neural networks implemented. Such Edge implementation keeps processing local thus improving security.

Features

  • Accelerated, speed limit detection CNN implemented in low-power, production-priced ECP5
  • Configuration files provided for rapid implementation on Embedded Vision Development Kit
  • Uses weights and activation based on real speed limit signs maintaining high accuracy
  • The neural network is highly customizable and can be trained to detect speed signs from all over the world
  • Internal EBR blocks used to store activations, minimizing DRAM access
  • ECP5 is ready for automotive application with AEC-Q100 qualified devices
Lattice sensAI

Jump to

Video

Speed Sign Detection Using ECP5 and CNNsExpand Image

Speed Sign Detection Using ECP5 and CNNs

  • This demonstration looks for speed limit signs and interprets what is on the sign
  • The inferencing is done using Convolutional Neural Networks implemented in the Embedded Vision Development Kit’s ECP5 FPGA
  • Power consumption is less than 1W

Block Diagram

Documentation

Quick Reference
Downloads
TITLE NUMBER VERSION DATE FORMAT SIZE
EVDK Based Speed Sign Detection Demonstration User Guide
FPGA-UG-02049 1.1 9/25/2018 PDF 1.5 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
EVK Based Speed Sign Detection Demonstration Bitstreams
1.1 9/25/2018 ZIP 3.2 MB


Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.