Lattice Solutions

Everything you need to quickly and easily complete your design

Share This Result >

Narrow Your Results



Solution Type



Device Support



Tags

































Providers


Clear All
  • Key Phrase Detection

    Demo

    Key Phrase Detection

    Uses artificial intelligence (AI) to detect a specific key-phrase using a tiny, low-power iCE40 UltraPlus FPGA
    Key Phrase Detection
  • Lattice Image Signal Processing Demo

    Demo

    Lattice Image Signal Processing Demo

    Provides a complete ISP example design on the Lattice ECP5 FPGA for the Embedded Vision Development Kit, ideal for Industrial, Medical, and Automotive applications.
    Lattice Image Signal Processing Demo
  • Hand Gesture Detection

    Demo

    Hand Gesture Detection

    Uses artificial intelligence (AI) to implement hand gesture detection algorithm using a tiny, low-power iCE40 UltraPlus FPGA
    Hand Gesture Detection
  • Human Counting AI Demo

    Demo

    Human Counting AI Demo

    Human upper-body detection and counting demonstration utilizes Lattice’s ECP5 FPGA and a Convolutional Neural Network (CNN) acceleration engine
    Human Counting AI Demo
  • Human Face Detection AI Demo

    Demo

    Human Face Detection AI Demo

    Uses Lattice sensAI IP to detect human faces on a tiny, low-power iCE40 UltraPlus FPGA implementing AI at the edge. Adaptable to detect other objects.
    Human Face Detection AI Demo
  • Human Face Identification AI

    Demo

    Human Face Identification AI

    Register and identify faces without retraining, eliminating the need for uploading images and lengthy retraining using a GPU.
    Human Face Identification AI
  • Human Presence Detection AI Demo

    Demo

    Human Presence Detection AI Demo

    Uses an artificial intelligence (AI) algorithm to detect human presence with either the powerful ECP5 FPGA, or small, low-power iCE40 UltraPlus FPGA.
    Human Presence Detection AI Demo
  • Package Detection AI Demo

    Demo

    Package Detection AI Demo

    Uses Convolutional Neural Network (CNN) Accelerator IP on the ECP5 FPGA to detect packages. Output is shown via HDMI with a bounding box drawn around packages.
    Package Detection AI Demo
  • Speed Sign Detection AI Demo

    Demo

    Speed Sign Detection AI Demo

    Uses a Convolutional Neural Network in the ECP5 FPGA to detect speed limit signs and determine the indicated speed.
    Speed Sign Detection AI Demo
  • Vehicle Classification AI Demo

    Demo

    Vehicle Classification AI Demo

    Classifies vehicle types using a Convolutional Neural Network (CNN) Accelerator IP on the ECP5 FPGA. HDMI output uses color-coded bounding boxes.
    Vehicle Classification AI Demo
  • DisplayPort Receive Demo

    Demo

    DisplayPort Receive Demo

    Uses Bitec's DisplayPort IP core on the ECP5 FPGA in Lattice's Embedded Vision Development Kit. Compliant with DisplayPort 1.4a (including eDP 1.4 support).
    DisplayPort Receive Demo
  • DisplayPort Transmit Demo

    Demo

    DisplayPort Transmit Demo

    Uses Bitec's DisplayPort IP core on the ECP5 FPGA in Lattice's Embedded Vision Development Kit. Compliant with DisplayPort 1.4a (including eDP 1.4 support).
    DisplayPort Transmit Demo
  • 3D Depth Mapping - SGBM Algorithm

    Demo

    3D Depth Mapping - SGBM Algorithm

    Determines the distance between an embedded device and an object using a Semi-Global Block Matching (SGBM) algorithm to determine 64 different disparity levels
    3D Depth Mapping - SGBM Algorithm
  • Page 1 of 1
    First Previous
    1
    Next Last
    Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.