Lattice Solutions

Everything you need to quickly and easily complete your design

Share This Result >

Narrow Your Results



Solution Type



Device Support















Tags

































Providers
Clear All
  • 8N1 UART Transceiver Reference Design

    Reference Design

    8N1 UART Transceiver Reference Design

    8-bit data, no parity, and 1 stop bit Universal Asynchronous Receiver/Transmitter (UART) performs serial-to-parallel and parallel to serial conversions on data characters received from a peripheral device or CPU
    8N1 UART Transceiver Reference Design
  • Soft I2C Bus Master

    Reference Design

    Soft I2C Bus Master

    Implements a soft I2C Bus Master in Verilog, supporting many Lattice FPGA families
    Soft I2C Bus Master
  • Soft I2C Slave Peripheral

    Reference Design

    Soft I2C Slave Peripheral

    Implements a soft I2C Slave Peripheral in Verilog, supporting many Lattice FPGA families
    Soft I2C Slave Peripheral
  • I2C Bus Master

    Reference Design

    I2C Bus Master

    Demonstrates how a fast and configurable I2C-Bus Master Controller can be constructed and utilized in a Lattice CPLD/FPGA device
    I2C Bus Master
  • I2C Master - WISHBONE Compatible

    Reference Design

    I2C Master - WISHBONE Compatible

    Based on the OpenCores I2C master core, this Reference Design provides a bridge between the I2C and WISHBONE bus
    I2C Master - WISHBONE Compatible
  • UART Reference Design - WISHBONE Compatible

    Reference Design

    UART Reference Design - WISHBONE Compatible

    UART (Universal Asynchronous Receiver/Transmitter) provides both Rx and Tx between the WISHBONE system bus and an RS232 serial communication channel.
    UART Reference Design - WISHBONE Compatible
  • SPI Master Controller

    Reference Design

    SPI Master Controller

    Implements a SPI Master Controller in VHDL and uses an iCE40™ ultra low density FPGA and can be targeted to other iCE40 family members.
    SPI Master Controller
  • SPI-to-UART Expander

    Reference Design

    SPI-to-UART Expander

    Acts as a SPI port expander, multiplexing and demultiplexing read/write data through the SPI slave to multiple UARTs
    SPI-to-UART Expander
  • I2C Slave/Peripheral

    Reference Design

    I2C Slave/Peripheral

    Implements an I2C slave module in a FPGA or CPLD. Follows the I2C specification to provide device addressing, read/write operation and acknowledgment
    I2C Slave/Peripheral
  • SPI Controller - WISHBONE Compatible

    Reference Design

    SPI Controller - WISHBONE Compatible

    Provides an interface between a microprocessor with a WISHBONE bus and external SPI devices.
    SPI Controller - WISHBONE Compatible
  • SPI Slave Peripheral using Embedded Function Block

    Reference Design

    SPI Slave Peripheral using Embedded Function Block

    Implements intuitive interface between an external SPI master and the XO2 internal registers (user logic) or memory extension in XO2.
    SPI Slave Peripheral using Embedded Function Block
  • I2C Slave Peripheral using Embedded Function Block

    Reference Design

    I2C Slave Peripheral using Embedded Function Block

    Ready to use RTL code segment that implements intuitive interface between an external I2C master and the MachXO2 internal registers or memory extension in XO2
    I2C Slave Peripheral using Embedded Function Block
  • LPC (Low Pin Count) Bus Controller

    Reference Design

    LPC (Low Pin Count) Bus Controller

    Implements a Low Pin Count bus controller - based on the Intel Low Pin Count Interface Specification (version 1.1)
    LPC (Low Pin Count) Bus Controller
  • SPI Flash Controller with Wear Leveling

    Reference Design

    SPI Flash Controller with Wear Leveling

    Implements the wear leveling control of data storage for SPI Flash memory - stores the number of erases, logic-map-physical table, and the valid page pointers.
    SPI Flash Controller with Wear Leveling
  • I2C Slave to SPI Master Bridge

    Reference Design

    I2C Slave to SPI Master Bridge

    Implements an I2C slave to SPI master bridge.
    I2C Slave to SPI Master Bridge
  • SMBus Controller

    Reference Design

    SMBus Controller

    Provides a bridge between the SMBus (System Management Bus) master and the WISHBONE bus. SMBus is a 2-wire interface similar to I2C.
    SMBus Controller
  • Page 1 of 2
    First Previous
    1 2
    Next Last
    Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.