4 Input to 1 Output MIPI CSI-2 Camera Aggregator Bridge

Interfacing Multiple Image Sensors to Applications Processors with Minimal Latency

Important: For new designs, Lattice recommends using the following modular IP blocks to implement this function:

The following Reference Design provides an integration example using these modular IP blocks

Many new applications such as augmented reality, depth perception and gesture recognition require multiple image sensor interfaces to connect to the application processor with minimal latency between frames. Lattice Crosslink can interface to multiple MIPI CSI-2 image sensors and aggregate data to a single CSI-2 output. Aggregation can be performed by stitching the image sensor frames together in a side by side configuration or arbitrating data packets based on virtual channel.

Lattice CrossLink is a programmable video interface bridging device capable of providing multiple MIPI CSI-2 interfaces at up to 6 Gbps per PHY. This bridge is available as free IP in Lattice Diamond for allowing easy configuration and setup.


  • Supports MIPI CSI-2 inputs and outputs at up to 6 Gbps: 1, 2 or 4 Data Lanes
  • Merges two of four MIPI CSI-2 inputs to one MIPI CSI-2 output
    • GPIO provides mux control to switch between two sets of merged CSI-2 inputs
    • Output data rate is 2x input data rate
    • LR merge method – Combined or merged packets from both left and right channels to form a single packets for each pixel line
    • VC merge method – Assigned a unique virtual channel ID for each channel, data will be sending alternately between channels. AP is responsible to perform the actual merging between channels
  • Supports all CSI-2 data type: RAW, RGB, YUV
  • Compliance with MIPI D-PHY Specification v1.1
  • Compliance with CSI-2 Specification v1.1
Four Input to One Output MIPI CSI-2 Camera Aggregator Bridge


CrossLink IP 4 to 1 Expand Image

Four Input to One Output MIPI CSI-2 Camera Aggregator Bridge

Learn how to merge the streams from up to four camera sensors to feed into a single apps processor


Quick Reference
Information Resources
4:1 MIPI CSI-2 Camera Interface Bridge Soft IP User Guide
FPGA-IPUG-02020 1.1 5/10/2019 PDF 2.1 MB
New Use Cases Highlight CrossLinks Broad Applicability
WP0009 1.1 11/10/2017 PDF 756.2 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Design Resources for CrossLink

Development Kits & Boards

Our development boards & kits help streamline your design process

Intellectual Property & Reference Designs

Simplify your design efforts by using pre-tested, reusable functions

Application Notes

Learn how to get the most from our line-up of FPGAs / development boards


Complete Design Flows, High Ease of Use

Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.