



Lattice Sentry Embedded Security Block Mux IP Core for MachXO3D - Lattice Propel Builder

User Guide

FPGA-IPUG-02107-1.0

May 2020

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Contents

Acronyms in This Document	5
1. Introduction	6
1.1. Features	6
1.2. Conventions	7
1.2.1. Nomenclature.....	7
1.2.2. Signal Names	7
1.2.3. Host	7
1.2.4. Attribute Names.....	7
2. Functional Description.....	8
2.1. Block Diagram	8
2.2. Signal Description.....	9
2.3. Attribute Summary.....	9
2.4. Register Description	10
3. Ordering Part Number	11
References	12
Technical Support Assistance	13
Revision History	14

Figures

Figure 2.1. ESB Mux Block Diagram	8
Figure 2.2. ESB Mux in a Typical Application	8

Tables

Table 2.1. ESB Mux Signal Description	9
Table 2.2. Summary of ESB Mux IP Core Registers	10

Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
APB	Advance Peripheral Bus
ASF	Asynchronous FIFO
CPU	Central Processing Unit
ESB	Embedded Security Block
FIFO	First-In, First-Out
HSP	High Speed Port
PFR	Platform Firmware Resiliency
RISC-V	Reduced Instruction Set Computer-V (five)
SHA	Secure Hashing Algorithm

1. Introduction

This document describes how to select between the two available logical interfaces of the MachXO3D™ Embedded Security Block (ESB). The ESB has two logical interfaces for sending and receiving data: a WISHBONE register interface and a High Speed Data Port (HSP) FIFO-style interface. These two logical interfaces share one physical data interface with the ESB (one shared 32-bit input port and one shared 32-bit output data port). The WISHBONE interface of the ESB is converted to an APB (Advance Peripheral Bus) interface for RISC-V CPU access.

The design is implemented in Verilog HDL. It can be configured and generated using Lattice Propel™ Builder. It can be targeted to MachXO3D FPGA devices and implemented using the Lattice Diamond® software Place and Route tool integrated with the Synplify Pro® synthesis tool.

1.1. Features

The key features of the ESB Mux IP include:

- Soft wrapper around the ESB to provide separate APB and high-speed port interfaces to user logic
- Support for AMBA 3 APB Protocol v1.0

1.2. Conventions

1.2.1. Nomenclature

The nomenclature used in this document is based on Verilog HDL.

1.2.2. Signal Names

Signal names that end with:

- *_n* are active low (asserted when value is logic 0)
- *_i* are input signals
- *_o* are output signals
- *_io* are bi-directional input/output signals

1.2.3. Host

The logic unit inside the FPGA interacts with the ESB Mux IP through APB.

1.2.4. Attribute Names

Attribute names in this document are formatted in title case and italicized (*Attribute Name*).

2. Functional Description

The ESB Mux is a thin wrapper around the ESB, which converts the WISHBONE interface of the ESB to an APB interface. It also provides separate interface ports for the APB and the HSP plus an internal Mux to select between the two. The Mux is controlled by a control register, which is mapped into unused ESB address space. This register is always available through the APB interface, regardless of whether the Mux is set to APB or HSP. When the Mux is set to APB, the external read FIFO status is forced to empty (ASFEMPTYO=1) and FIFO read requests (ASFRDI) are ignored to prevent external logic from initiating FIFO reads, which could cause data conflicts with APB.

2.1. Block Diagram




Figure 2.1. ESB Mux Block Diagram

The block diagram for a typical application is demonstrated in Figure 2.2.




Figure 2.2. ESB Mux in a Typical Application

2.2. Signal Description

The ESB Mux includes all of the interface ports of the ESBA primitive, with the addition of `asf_dat_i[31:0]` and `asf_dat_o[31:0]`.

Table 2.1. ESB Mux Signal Description

Port	Width	Direction	Description
System			
<code>reset_n_i</code>	In	1	System Asynchronous Reset
<code>apb_pclk_i</code>	In	1	APB clock
<code>asf_clk_i</code>	In	1	HSP clock
<code>esb_clk_i</code>	In	1	ESB clock; Oscillator input.
APB Interface			
<code>apb_psel_i</code>	In	1	Select signal Indicates that the slave device is selected and a data transfer is required.
<code>apb_paddr_i</code>	In	32	Address signal
<code>apb_pwdata_i</code>	In	32	Write data signal
<code>apb_pwrite_i</code>	In	1	Direction signal Write = 1, Read = 0
<code>apb_penable_i</code>	In	1	Enable signal Indicates the second and subsequent cycles of an APB transfer.
<code>apb_pready_o</code>	Out	1	Ready signal Indicates transfer completion. Slave uses this signal to extend an APB transfer.
<code>apb_prdata_o</code>	Out	32	Read data signal
HSP Interface			
<code>asf_dat_i</code>	In	32	HSP Write Data: 32-bit wide input data to write into the ESB FIFO
<code>asf_dat_o</code>	Out	32	HSP Read Data: 32-bit wide output data read from the ESB FIFO
<code>asf_full_o</code>	Out	1	FIFO full status
<code>asf_empty_o</code>	Out	1	FIFO empty status
<code>asf_wr_i</code>	In	1	Write enable
<code>asf_rd_i</code>	In	1	Read enable

2.3. Attribute Summary

The ESB Mux has no RTL parameters for configuring the IP at instantiation time.

2.4. Register Description

ESB registers are mapped to offsets 0x00000-0x24FFF, and the ESB Mux port_select register is mapped to offset 0x25000.

Table 2.2. Summary of ESB Mux IP Core Registers

Offset	Name	Access	Default Value	Description
0x00000-0x24FFF	ESB registers	—	—	Refer to the MachXO3D Embedded Security Block (FPGA-TN-02091) technical note. To obtain a copy of this document, create a new Technical Support Request through http://www.latticesemi.com/Support and indicate the following: Case Type: Documentation Case Category: App Note/Tech Note Product Family: MachXO3D
0x25000	PORT_SELECT	RW	0	data_sel[0]: <ul style="list-style-type: none"> • 0 – APB bus • 1 – HSP hsp_sha_mode[1]: <ul style="list-style-type: none"> • 0 – Data on ASFDATI is for non-SHA operations. • 1 – Data on ASFDATI is for SHA operations.

3. Ordering Part Number

The Ordering Part Number (OPN) for the Lattice Sentry™ Embedded Security Block Mux IP Core targeting MachXO3D FPGA devices are the following:

- ESBMUX-M3D-U – Project License
- ESBMUX-M3D-UT – Site License

References

- [MachXO3D FPGA Web Page in latticesemi.com](#)
- [Lattice Propel 1.0 User Guide](#)
- [Lattice Diamond Software 3.11 User Guide](#)

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

Revision History

Revision 1.0, May 2020

Section	Change Summary
All	Initial release



www.latticesemi.com