




# OR4E FPGA 680 PBGA Evaluation Board User Manual



**Series 4 FPGA Evaluation Board Diagram  
Revision 2.0**

## JTAG Programming Connection

### J55

*Schematic page 4*

An 8-pin connection to the JTAG interface used for programming.

JTAG Connector	
Pin 1	Vdd
Pin 2	TDI
Pin 3	TMS
Pin 4	TCK
Pin 5	TDO
Pin 6	Rd_Cfg_n
Pin 7	Init_n
Pin 8	GND

## Serial Programming Connection

### J57

*Schematic page 4*

A 7-pin serial connector used for configuration through the serial mode interface

Serial Connector	
Pin 1	Vdd
Pin 2	cclk
Pin 3	D0
Pin 4	Done
Pin 5	Prog
Pin 6	nc
Pin 7	GND

## General-purpose I/O Header Connections

### J1, J2, J3, J4, J6, J7, J10, J12, J13

*Schematic page 5*

Standard 0.100 headers are provided for interconnecting points on the board. This can be accomplished with 0.100 IDC connectors and ribbon cable for bus connections or 0.025 pin socket patch cords (such as Pomona Electronics #5948 [www.pomonaelectronics.com](http://www.pomonaelectronics.com))

## Differential I/O Headers

### J5, J9, J15, J19, J18

*Schematic page 5*

Additional 0.100 headers are provided in a 3-pin configuration to provide access to differential LVPECL or LVDS I/O. The 3-pin assemblies provide a center position ground. The headers accept connections to a 3-pin cable assembly such as P/N HDN1610-01 manufactured by W.L. Gore ([www.wlgore.com](http://www.wlgore.com)).

## Power Supply Modes

*Schematic page 1*

- a) Bench Supply ONLY.  
+5V, 3.3V, 2.5V, 1.5V applied through corresponding banana jacks.  
J101 in 2-3 position.
- b) Wall Adapter ONLY.  
+5V applied through barrel jack. +3.3V, 2.5V, and 1.5V regulated from +5V.  
J101 in 1-2 position.
- c) +5V Bench Supply ONLY.  
+5V applied through +5V banana jack. +3.3V, 2.5V, and 1.85V regulated from +5V.  
J101 in 1-2 position.
- d) Wall Adapter and Bench Supply COMBO.  
+5V applied through barrel connector. +3.3V, 2.5, 1.5V applied through corresponding banana jacks.  
J101 in 2-3 position.

## Selecting VDDIO Levels

### **J64, J59, J63, J69, J72, J77, J73, J68**

*Schematic page 2*

8 independent voltages can be applied to the proper device banks through a 2x3 header and a 2-position shunt. By placing the shunt across the appropriate pins of the header the VDDIO can be sourced from the board to be 1.5V, 2.5V, 3.3V or driven externally through a banana jack.

Settings are as follows:

Pin 1 – 3 = 3.3V

Pin 3 - 5 = 2.5V

Pin 4 – 6 = 1.5V

Pin 2 – 4 = External

## Voltage References and Terminating Voltages

### **J42, J49, J53**

*Schematic page 2*

Connections between banana jacks(J45,J52, J139) VR1, VR2, and VTT are available to an adjacent 2x4 0.100 header. These are used for provided VREF and terminating connections for specific IO settings.

## Dip Switch Pull-Up Voltage

### **J119**

*Schematic page 7*

- a) 1-2 Position: Resistors are pulled-up to +3.3V.
- b) 2-3 Position: Resistors are pulled-up to local applied banana jack voltage.

## Oscillator Connections to SMA J28 and SMA J38 Output Source

*Schematic page 4*

### **J24 settings**

- a) 1-2 Position: Output of Y1 connected to SMA J28.
- b) 2-3 Position: Output of Y2 (15MHz XO) connected to SMA J28.

### **J34 settings**

- a) 1-2 Position: Output of Y3 connected to SMA J38.
- b) 2-3 Position: Output of Y4 (66MHz XO) connected to SMA J38.

## SMA Connections

*Schematic page 4/7*

Each input SMA has an on-board termination scheme that is foot printed but not stuffed. These SMA connectors provide differential input to the PLL clocks as well as differential or single-ended connections to the primary clock pins.

## LEDs

### **J46**

*Schematic page 4*

A standard 2x8 0.100 header connects to LEDs. When a jumper cable is used, output from the OR4E device can drive these LEDs to display a pattern. The connections are:

<b>J5</b>	
Pin 1	red LED
Pin 2	red LED
Pin 3	red LED
Pin 4	red LED
Pin 5	yellow LED
Pin 6	yellow LED
Pin 7	yellow LED
Pin 8	yellow LED
Pin 9	green LED
Pin 10	green LED
Pin 11	green LED
Pin 12	green LED
Pin 13	red LED
Pin 14	red LED
Pin 15	red LED
Pin 16	red LED

## Chip Select Control

### J23

*Schematic page 4*

J23 and J27 provide chip select control over the OR4E. If un-shunted the onboard OR4E will be, by default, selected. However, CS can be taken away by shunting either J23, or J27.

## DATA0 Control

### JJ36

*Schematic page 8*

J36 Provides control over OR4E DATA0 input source. On the OR4E evaluation board (r2), there are three devices inherently capable of driving DATA0: The Serial Port, Parallel Port, and the Windriver MPC860 development daughter-board.

J36 segments DATA0 into DATA0\_A and DATA0\_B:

- a) 1-2 Position: DATA0 is connected to the MPC860 daughter-board.
- b) 2-3 Position: DATA0 is connected to the Serial and Parallel port.

## Microprocessor Interface

### JJ1113, J1114, J1115

*Schematic page 8*

96-pin headers are provided to mate directly with the 860 bus to communicate to a Windriver([www.windriver.com](http://www.windriver.com)) MPC860 development board.

### J16, J17, J21

*Schematic page 8*

Headers are provided to observe signals of the PowerPC interface.



## Parallel Port Voltage Stepdown and Buffer Control

### J54


*Schematic page 4*

The Parallel Port is designed to be externally driven to 5V levels. The OR4E's inputs are not 5V tolerant. U2 is responsible for shifting 5V levels to approx. 3.3V levels and isolating the parallel interface when not in use. When using the Parallel Port, J54 must be shunted to activate the Buffer IC U2. 5V power to the Parallel Port is assumed to come from the driving device (cable). However, if onboard +5V is to be used L7 must be removed and placed in the L5 position.

***This option not supported by the device programming software.***




POWER SEQUENCER GUARANTEES 1.5V IS ALWAYS PRESENT BEFORE 2.5V, OR 3.3V



File	LATTICE SEMICONDUCTOR CORP. OR4E FPGA EVALUATION BOARD	
Size	Document Number	Rev
C		2.0
Date:	Thursday, March 28, 2002	Sheet 1 of 8





# OR4E

MFR: LATTICE  
PKG: 680PBGA

TOP LEFT [TL/0]

TOP CENTER [TC/1]

TOP RT [TR/2]

INPUT / OUTPUT BLOCK

CENTER RIGHT [CR/3]

CENTER LEFT [CL/7]


BOTTOM LEFT [BL/6]

BOTTOM CENTER [BC/5]


BOT RT [BR/4]

File	LATTICE SEMICONDUCTOR CORP. OR4E FPGA EVALUATION BOARD	
Size	Document Number	Rev Z.0
Date	Thursday, March 28, 2002	Sheet 3 of 8


### GENERAL PURPOSE FREQUENCY SOURCES




### POST CONFIG/MISC I/O HDR




### CS CONTROLS/GPIO




### GENERAL PURPOSE BANANAS



### RESISTOR SOCKETS




### SHARED LVDS/SMA CONNECTORS




### GENERAL PURPOSE HEADER CONNECTED TO 16 LEDS


NOTE: THESE LEDS ARE DESIGNED TO OPERATE ON 3.3V. IF A LOWER VOLTAGE IS APPLIED LIGHT MAY BE DIM OR NIL.



### PROGRAM AND RESET SWITCHES




### DONE AND INIT\_N STATUS LEDS




GREEN LED INDICATES COMPLETION OF CONFIGURATION LOAD.  
RED LED INDICATES 1ST STAGE OF CONFIGURATION IN PROGRESS.


### SERIAL PORT


















### PARALLEL PORT







### JTAG PORT







ANY NETS SHOWING A TRUE AND COMPLIMENT WERE ROUTED AS LIVE PADS



GENERAL PURPOSE HEADER CONNECTED TO 16  
DIP SWITCHES



CONFIG MODE  
CONTROL



Note: It is preferable to ensure switches are OFF following configuration if M[3:0] are to be used as GPIO.

