iCE40 UltraPlus I2C and SPI Hardened IP Usage Guide - Radiant Software

Technical Note

FPGA-TN-02053-1.2

December 2021
Disclaimers
Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults and associated risk the responsibility entirely of the Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer’s responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice’s product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.
Figures

Figure 1.1. IP Block Diagram for ICE40 UltraPlus ................................................................. 6
Figure 3.1. I2C Module Interface ICE40 UltraPlus General Call Enable ............................................... 8
Figure 3.2. I2C I/O Buffers ........................................................................................................... 10
Figure 3.3. I2C I/O Connections ................................................................................................. 10
Figure 5.1. I2C Circuit .................................................................................................................... 12
Figure 7.1. SPI Module User Interface for ICE40 UltraPlus ............................................................. 14
Figure 7.2. SPI I/O Buffers ........................................................................................................... 17
Figure 7.3. SPI I/O Connections .................................................................................................... 17
Figure 9.1. External Master SPI Device Accessing the Slave User SPI .................................................. 19
Figure 9.2. ICE40 UltraPlus User SPI Master Accessing One or Multiple External Slave SPI Devices ................................................................. 20
Figure 10.1. Soft IP Block Diagram ............................................................................................. 21

Tables

Table 4.1. Pins for the Hard I2C IP ............................................................................................. 11
Table 4.2. Additional Ports in Soft IP .......................................................................................... 11
Table 8.1. Pins for the Hard SPI IP ............................................................................................. 18
Table 8.2. Additional Ports in Soft IP .......................................................................................... 18
## Acronyms in This Document

A list of acronyms used in this document.

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>FIFO</td>
<td>First In First Out</td>
</tr>
<tr>
<td>FPGA</td>
<td>Field-Programmable Gate Array</td>
</tr>
<tr>
<td>I²C</td>
<td>Inter-Integrated Circuit</td>
</tr>
<tr>
<td>IP</td>
<td>Intellectual Property</td>
</tr>
<tr>
<td>POR</td>
<td>Power On Reset</td>
</tr>
<tr>
<td>SPI</td>
<td>Serial Peripheral Interface</td>
</tr>
</tbody>
</table>
1. Introduction

The Lattice Semiconductor iCE40™ family of devices is an ultra-low power Field-Programmable Gate Array (FPGA) and sensor manager designed for ultra-low power mobile applications, such as smartphones, tablets and hand-held devices. The iCE40 UltraPlus™ includes integrated SPI and I²C blocks to interface with virtually all mobile sensors and application processors.

The key components available for iCE40 UltraPlus:

- Two I²C IP cores located at the upper left corner and upper right corner of the chip
- Two SPI IP cores located at lower left corner and lower right corner of the chip

Each device uses a System Bus to connect its Hard IP to the fabric. The device does not preload the Hard IP registers during configuration, thus a soft IP is required. Using Module Generator to generate the IP is recommended because Module Generator generates the corresponding soft IP as well. For details, refer to the Module Generator section.

![Figure 1.1. IP Block Diagram for ICE40 UltraPlus](image-url)
2. I\textsuperscript{2}C IP Core Overview

The I\textsuperscript{2}C hard IP provides industry standard two pin communication interface that conforms to V2.1 of the I\textsuperscript{2}C bus specification. It could be configured as either master or slave port. In master mode, it supports configurable data transfer rate and performs arbitration detection to allow it to operate in multi-master systems. It supports clock stretching in both master and slave modes with enable/disable capability. It supports both 7 bits and 10 bits addressing in slave mode with configurable slave address. It supports general call address detection in both master and slave mode. It provides interrupt logic for easy communicating with host. It also provides configurable digital delay at SDA output for reliably generating start/stop condition.

2.1. Key Features for iCE40 UltraPlus

- Configurable Master and Slave mode
- Support for 7-bit or 10-bit configurable Slave Address
- Multi-master Arbitration support
- Clock stretching to ensure data setup time
- Up to 400 kHz Data Transfer Speed; also support 100 kHz, 50 kHz modes
- General Call Support
- Master clock source from System Bus clock
- Communication with custom logic through 8-bit wide data bus
- Programmable 5 MSB bits for 7 bits Slave Address or 8 MSB bits for 10 bits Slave Address for user logic Slave I\textsuperscript{2}C port
- I\textsuperscript{2}C port and all System Bus addressable registers are reset upon Power On Reset (POR)
- 30 ns analog delay required at SDA input for reliable START, STOP condition detection
- Interface to customer logic through the System Bus Interface
3. **I^2C Usage with Module Generation**

The Module Generator is the recommended flow for using the I^2C Hard IP block. See the Module Generator section for more information.

When the I^2C portion of the Hard IP block is disabled, all settings on the I^2C group are disabled.

![Figure 3.1. I^2C Module Interface iCE40 UltraPlus General Call Enable](image)

This setting enables the I^2C General Call response (addresses all devices on the bus using the I^2C address 0) in Slave mode. This setting can be modified dynamically by enabling the GCEN bit in the I^2C Control Register I2CCR1.

### 3.1. **Wakeup Enable**

Turns on the I^2C wakeup on address match. Enables the Wakeup port. The WKUPEN bit in the I2CCR1 can be modified dynamically allowing the Wake Up function to be enabled or disabled.
3.2. Master Clock (Desired Frequency)
This edit box allows you to specify a desired master clock frequency. A calculation is then made to determine a divider value to generate a clock close to this value from the input clock. The frequency of the input System Bus clock is specified on the main/general tab. The divider value is rounded to the nearest integer after dividing the input System Bus clock by the value entered in this field.

3.3. Master Clock (Actual Frequency)
Since it is not always possible to divide the input System Bus clock to the exact value you requested, the actual value is returned in this read-only field. When both the desired I2C clock and System Bus clock fields contain valid data and either is updated, the Master Clock field returns the value (FREQ_SB / I2C_CLK_DIVIDER), rounded to an integer as shown in the example below. FREQ_SB is the System Bus Clock Frequency that the customer enters in the Module Generator. I2C_CLK_DIVIDER is a factor to be calculated as in the example below.

Master Clock Calculation Example:
1. Divider = I2C_CLK_DIVIDER = (I2C_CLK_PRESCALE+1) \times 4
2. I2C_CLK_PRESCALE = \text{int}(FREQ_SB / (4 \times I2C_CLK_FREQ)) − 1
3. Master Clock (Actual) = FREQ_SB / Divider
   For example: FREQ_SB = 42.5 MHz, I2C_CLK_FREQ = 400 kHz
   1. I2C_CLK_PRESCALE = \text{int}(FREQ_SB / I2C_CLK_FREQ) − 1
      I2C_CLK_PRESCALE = \text{int}(42500 / (4 \times 400)) − 1 = 26
      Divider = I2C_CLK_DIVIDER = (I2C_CLK_PRESCALE+1) \times 4
      Divider = (26+1) \times 4 = 108
   2. Master Clock (Actual) = FREQ_SB / Divider
      Actual frequency = 42500 / 108 = 393.5 kHz

In this example, you can see that an I2C_CLK_FREQ of 400 kHz cannot be generated. You may choose to use the actual value or change the System Bus Clock. For this reason, you need to enter a frequency and the actual frequency is displayed. This value may then be adjusted if desired.

3.4. I2C Addressing
This option allows you to set 7-bit or 10-bit addressing and define the Hard I2C address.

3.5. Interrupts
When any of the interrupts are enabled, the I2C port is also enabled.

3.5.1. Arbitration Lost Interrupts
An interrupt which indicates I2C lost arbitration. This interrupt is bit IRQARBL of the register I2CIRQ. When enabled, it indicates that ARBL is asserted. Writing a ‘1’ to this bit clears the interrupt. This option can be changed dynamically by modifying the bit IRQARBLEN in the register I2CIRQEN.

3.5.2. TX/RX Ready
An interrupt which indicates that the I2C transmit data register (I2CTXDR) is empty or that the receive data register (I2CRXDR) is full. The interrupt bit is IRQTRRDY of the register I2CIRQ. When enabled, it indicates that TRRDY is asserted. Writing a ‘1’ to this bit clears the interrupt. This option can be changed dynamically by modifying the bit IRQTRRDYEN in the register I2CIRQEN.
3.5.3. Overrun or NACK
An interrupt which indicates that the I2CRXDR received new data before the previous data. The interrupt is bit IRQROE of the register I2CIRQ. When enabled, it indicates that ROE is asserted. Writing a ‘1’ to this bit clears the interrupt. This option can be changed dynamically by modifying the bit IRQROEEN in the register I2CIRQEN.

3.5.4. General Call Interrupts
An interrupt which indicates that a general call has occurred. The interrupt is bit IRQHGC of the register I2CIRQ. When enabled, it indicates that ROE is asserted. Writing a ‘1’ to this bit clears the interrupt. This option can be changed dynamically by modifying the bit IRQHGCEN in the register I2CIRQEN.

3.6. Include I/O Buffers
Includes buffers for the I^2^C pins.

![I^2^C I/O Buffers](image)

![I^2^C I/O Connections](image)
4. SB_I2C Hard IP Macro Ports and Wrapper Connections

When the I²C Hard IP is enabled, the necessary signals are included in the generated module.

Table 4.1. Pins for the Hard I²C IP

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>sb_clk_i</td>
<td>I</td>
<td>System clock input</td>
</tr>
<tr>
<td>sb_wr_i</td>
<td>O</td>
<td>System Read/Write input. R=0, W=1</td>
</tr>
<tr>
<td>sb_stb_i</td>
<td>O</td>
<td>System Strobe Signal</td>
</tr>
<tr>
<td>sb_adr_i[7:0]</td>
<td>I</td>
<td>System Bus Control Registers Address</td>
</tr>
<tr>
<td>sb_dat_i[7:0]</td>
<td>I</td>
<td>System Data Input</td>
</tr>
<tr>
<td>sb_dat_o[7:0]</td>
<td>O</td>
<td>System Data Output</td>
</tr>
<tr>
<td>sb_ack_o</td>
<td>O</td>
<td>System Acknowledgement</td>
</tr>
<tr>
<td>i2c_pirq_o</td>
<td>O</td>
<td>Interrupt request output signal of the I²C core – The intended use of this signal is for it to be connected to a Master controller (such as a microcontroller or state machine) and request an interrupt when a specific condition is met.</td>
</tr>
<tr>
<td>i2c_pwkup_o</td>
<td>O</td>
<td>Wake-up signal – The signal is enabled only if the Wakeup Enable feature is set.</td>
</tr>
<tr>
<td>i2cx_scl_io*</td>
<td>Bi-directional</td>
<td>Open drain clock line of the I²C core – The signal is an output if the I²C core is performing a Master operation. The signal is an input for Slave operations. This signal can use a dedicated I/O pin.</td>
</tr>
<tr>
<td>i2cx_sda_io</td>
<td>Bi-directional</td>
<td>Open drain data line of the I²C core – The signal is an output when data is transmitted from the I²C core. The signal is an input when data is received into the I²C core. This signal can use dedicated I/O pin.</td>
</tr>
</tbody>
</table>

*Note: x indicates the I²C: x=1 for the left I²C; x=2 for the right I²C.

Table 4.2 shows the list of additional ports included in Soft IP.

Table 4.2. Additional Ports in Soft IP

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>rst_i</td>
<td>I</td>
<td>System active HIGH reset</td>
</tr>
<tr>
<td>ipload_i</td>
<td>I</td>
<td>When asserted, the soft IP logic programs or initializes the I²C registers based on parameter settings</td>
</tr>
<tr>
<td>ipdone_o</td>
<td>O</td>
<td>Indicates the initialization of I²C registers is done</td>
</tr>
</tbody>
</table>
5. **I^2C Use Cases**

The I^2C use cases described below refer to Figure 5.1.

1. **Master iCE40 I^2C Accessing Slave External I^2C Devices**
   a. A System Bus Master is implemented in the iCE40 logic.
   b. I^2C devices 1, 2, and 3 are all Slave devices.
   c. The Master performs bus transactions to the left I^2C controller to access external Slave I^2C Device 1 on Bus A.
   d. The Master performs bus transactions to the right I^2C controller to access the external Slave I^2C Devices number 2 or 3 on Bus B.

2. **External Master I^2C Device Accessing Slave iCE40 I^2C**
   a. The I^2C devices 1, 2, and 3 are I^2C Master devices.
   b. The external master I^2C Device 1 on Bus A performs I^2C memory cycles to access the left I^2C controller using address yyyxxxxx01.
   c. The external master I^2C Device 2 or 3 on Bus B performs I^2C memory cycles to access the right I^2C User with the address yyyxxxxx10.
   d. A Master in the iCE40 fabric must manage data reception and transmission. The Master can use interrupts or polling techniques to manage data transfer, and to prevent data overrun conditions.

![Figure 5.1. I^2C Circuit](image-url)
6. SPI IP Core Overview

The SPI hard IP provide industry standard four-pin communication interface with 8-bit wide System Bus to communicate with System Host. It could be configured as Master or Slave SPI port with separate Chip Select Pin. In master mode, it provides programmable baud rate, and supports CS HOLD capability for multiple transfers. It provides variety status flags, such as Mode Fault Error flag, Transmit/Receive status flag, and others, for easy communicate with system host.

6.1. Key Features

Configurable Master and Slave mode
- Full-Duplex data transfer
- Mode fault error flag with CPU interrupt capability
- Double-buffered data register
- Serial clock with programmable polarity and phase
- LSB First or MSB First Data Transfer
- Communicate with custom logic through 8-bit wide System Bus
- Maximum four Slave select output could be routed to any I/O through fabric for Master mode
- Slave chip select pin could be routed to any I/O through fabric for custom logic
- Clock source for Master clock (MCLK) generation come from System Bus clock
- Optionally send out status byte to inform remote SPI master the slave receiving register status during slave write.
- Optionally enable the Slow Response Mode for slave SPI read, which automatically deploy the Lattice specific protocol to resolve the issue that caused by the slow initial respond of the System host at high SPI clock rate.
- The SPI port and all System Bus addressable registers are reset upon Power On Reset (POR).
- Interface to customer logic through the System Bus Interface
7. **SPI Usage with Module Generation**

The Module generator is the recommended flow for using the SPI Hard IP block. See the Module Generator section for more information.

When the SPI portion of the Hard IP block is disabled, all settings on the SPI tab shall be disabled.

![Figure 7.1. SPI Module User Interface for iCE40 UltraPlus](image)

### 7.1. SPI Mode (Enable Slave Interface)

This option allows you to enable Slave Mode interface for the initial state of the SPI block. By default, Slave Mode interface is enabled. Options and ports that are applicable to only one mode is disabled when the other is chosen.

### 7.2. SPI Mode (Enable Master Interface)

This option allows you to enable Master Mode interface for the initial state of the SPI block. This option can be updated dynamically by modifying the MSTR bit of the register SPICR2. Options and ports that are applicable to only one mode is disabled when the other is chosen.
7.3. Master Clock Rate (Desired Frequency)
(“Enable Master Interface” only) This edit box allows you to specify a desired master clock frequency. A calculation is then made to determine a divider value to generate a clock close to this value from the input clock. The frequency of the input System Bus clock is specified on the main/general tab. The divider value is rounded to the nearest integer after dividing the input System Bus clock by the value entered in this field.

7.4. Master Clock Rate (Actual Frequency)
(“Enable Master Interface” only) Since it is not always possible to divide the input System Bus clock exactly to that you requested, the actual value is returned in this read-only field. When both the desired SPI clock and System Bus clock fields have valid data and either is updated, this field returns the value (FREQ_SB/SPI_CLK_DIVIDER), rounded to two decimal places as shown in the example below. FREQ_SB is the System Bus Clock Frequency that the customer enters in the Module Generator. SPI_CLK_DIVIDER is a factor to be calculated, which is also shown in the example below.

Master Clock Calculation Example:
1. Divider = SPI_CLK_DIVIDER = FREQ_SB / SPI_CLK_FREQ
2. Master Clock (Actual) = FREQ_SB / DividerInteger
   For example: FREQ_SB = 66 MHz, SPI_CLK_FREQ = 25 MHz
3. Divider = SPI_CLK_DIVIDER = FREQ_SB / SPI_CLK_FREQ
   Divider = 66 / 25 = 2.64
   Therefore, ROUND DividerInteger = 3
4. Master Clock (Actual) = FREQ_SB / DividerInteger
   Actual frequency = 66 / 3 = 22 MHz

In this example, if you see that an SPI_CLK_FREQ of 25 MHz cannot be generated, you may choose to use the actual value or change the System Bus Clock. For this reason, you need to enter a frequency and the actual frequency is displayed. This value may then be adjusted if desired.

7.5. LSB First
This setting specifies the order of the serial shift of a byte of data. The data order (MSB or LSB first) is programmable within the SPI core. This option can be updated dynamically by modifying the LSBF bit in the register SPICR2.

7.6. Inverted Clock
This option inverts the clock polarity used to sample and output data is programmable for the SPI core. When selected, the edge changes from the rising to the falling clock edge. This option can be updated dynamically by accessing the CPOL bit of register SPICR2.

7.7. Phase Adjust
An alternate clock-data relationship is available for SPI devices with particular requirements. This option allows you to specify a phase change to match the application. This option can be updated dynamically by accessing the CPHA bit in the register SPICR2.

7.8. Slave Handshake Mode
Enables Lattice proprietary extension to the SPI protocol. For use when the internal sup-port circuit (for example, WISHBONE host) cannot respond with initial data within the time required, and to make the Slave read out data predictably available at high SPI clock rates. This option can be updated dynamically by accessing the SDBRE bit in the register SPICR2.
7.9. Master Chip Selects

(“Enable Master Interface” only) The core has the ability to provide up to four individual chip select outputs for master operation. This field allows you to prevent extra chip selects from being brought out of the core. This option can be updated dynamically by modifying the register SPICSR.

7.10. SPI Controller Interrupts

7.10.1. TX Ready

An interrupt which indicates the SPI transmit data register (SPITXDR) is empty. The interrupt bit is IRQTRDY of the register SPIIRQ. When enabled, indicates TRDY was asserted. Write a ‘1’ to this bit to clear the interrupt. This option can be changed dynamically by modifying the bit IRQTRDYEN in the register SPIIRQ.

7.10.2. RX Ready

An interrupt which indicates the receive data register (SPIRXDR) contains valid receive data. The interrupt is bit IRQRRDY of the register SPIIRQ. When enabled, indicates RRDY was asserted. Write a ‘1’ to this bit to clear the interrupt. This option can be changed dynamically by modifying the bit IRQRRDYEN in the register SPICSR.

7.10.3. TX Overrun

An interrupt which indicates the Slave SPI chip select (SPI_SCSN) was driven low while an SPI Master. The interrupt is bit IRQMDF of the register SPIIRQ. When enabled, indicates MDF (Mode Fault) was asserted. Write a ‘1’ to this bit to clear the interrupt. This option can be changed dynamically by modifying the bit IRQMDFEN in the register SPIIRQ.

7.10.4. RX Overrun

An interrupt which indicates SPIRXDR received new data before the previous data. The interrupt is bit IRQROE of the register SPIIRQ. When enabled, indicates ROE was asserted. Write a ‘1’ to this bit to clear the interrupt. This option can be changed dynamically by modifying the bit IRQROEEN in the register SPIIRQ.

7.11. Wakeup Enable

The core can optionally provide a wakeup signal to the device to resume from low power mode. This option can be updated dynamically by modifying the bit WKUPEN_USER in the register SPICR1.
7.12. Include I/O Buffers

Includes buffers for the SPI pins.

![SPI I/O Buffers Diagram](image)

**Figure 7.2. SPI I/O Buffers**

![SPI I/O Connections Diagram](image)

**Figure 7.3. SPI I/O Connections**
8. SB_SPI Hard IP Macro Ports and Wrapper Connections

When the SPI Hard IP is enabled, the necessary signals are included in the generated module.

Table 8.1. Pins for the Hard SPI IP

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>sb_clk_i</td>
<td>I</td>
<td>System clock input</td>
</tr>
<tr>
<td>sb_wr_i</td>
<td>O</td>
<td>System Read/Write input, R=0, W=1</td>
</tr>
<tr>
<td>sb_stb_i</td>
<td>O</td>
<td>System Strobe Signal</td>
</tr>
<tr>
<td>sb_adr_i[7:0]</td>
<td>I</td>
<td>System Bus Control Registers Address</td>
</tr>
<tr>
<td>sb_dat_i[7:0]</td>
<td>I</td>
<td>System Data Input</td>
</tr>
<tr>
<td>sb_dat_o[7:0]</td>
<td>O</td>
<td>System Data Output</td>
</tr>
<tr>
<td>sb_ack_o</td>
<td>O</td>
<td>System Acknowledgement</td>
</tr>
<tr>
<td>spi_pirq_o</td>
<td>O</td>
<td>Interrupt request output signal of the I2C core – The intended use of this signal is for it to be connected to a Master controller (that is a microcontroller or state machine) and request an interrupt when a specific condition is met.</td>
</tr>
<tr>
<td>spi_pwkup_o</td>
<td>O</td>
<td>Wake-up signal – The signal is enabled only if the Wakeup Enable feature has been set.</td>
</tr>
<tr>
<td>spix_sck_io*</td>
<td>BI-directional</td>
<td>The signal is an output if the SPI core is in Master mode (MCLK). The signal is an input if the SPI core is in Slave mode (CCLK). This signal could use dedicated I/O pin.</td>
</tr>
<tr>
<td>spix_mosi_io*</td>
<td>BI-directional</td>
<td>The signal is an output if the SPI core is in Master mode (SISPI). The signal is an input if the SPI core is in Slave mode (SI). This signal could use dedicated I/O pin.</td>
</tr>
<tr>
<td>spix_miso_io*</td>
<td>BI-directional</td>
<td>The signal is an input if the SPI core is in Master mode (SPISO). The signal is an output if the SPI core is in Slave mode (SO). This signal could use dedicated I/O pin.</td>
</tr>
<tr>
<td>spix_scs_n_i</td>
<td>I</td>
<td>User Slave Chip Select (Active Low). An external SPI Master controller asserts this signal to transfer data to/from the SPI Controllers Transmit Data/Receive Data registers. This signal could use dedicated I/O pin. The dedicated pin is shared with SPI_MCSN[0].</td>
</tr>
<tr>
<td>spix_mcs_n_o[3:0]</td>
<td>O</td>
<td>Master Chip Select (Active Low). Up to 4 independent slave SPI devices can be accessed using the SPI Controller when it is in Master SPI mode. Only SPI_MCSN[0] could use dedicated I/O pin.</td>
</tr>
</tbody>
</table>

*Note: x indicates the SPI: x=1 for the left SPI; x=2 for the right SPI.

Table 8.2 shows the list of additional ports included in Soft IP.

Table 8.2. Additional Ports in Soft IP

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>rst_i</td>
<td>I</td>
<td>System active HIGH reset</td>
</tr>
<tr>
<td>ipload_i</td>
<td>I</td>
<td>When asserted, the soft IP logic programs or initializes the I2C registers based on parameter settings.</td>
</tr>
<tr>
<td>ipdone_o</td>
<td>O</td>
<td>Indicates the initialization of I2C registers is done.</td>
</tr>
</tbody>
</table>
9. **iCE40 UltraPlus SPI Use Cases**

Refer to Figure 9.1 and Figure 9.2 for the SPI use cases described below.

1. **External Master SPI Device Accessing the Slave iCE40 UltraPlus User SPI**
   a. The External Master SPI is connected to the iCE40 UltraPlus using the dedicated SI, SO, CCLK pins. The spi_scsn is placed on any Generic I/O. The SPI Mode is set to Slave only.
   b. A Master controller is implemented in the general purpose logic array. The master controller monitors the availability to transmit or receive data by polling the SPI status registers, or by responding to interrupts generated by the SPI Controller.

   ![Figure 9.1. External Master SPI Device Accessing the Slave User SPI](image)

2. **iCE40 UltraPlus User SPI Master accessing one or multiple External Slave SPI devices**
   a. The iCE40 UltraPlus Master is connected to External SPI Slave devices. The Chip Selects are configured as follows:
      - The iCE40 UltraPlus SPI Master Chip Select spi_mcsn[0] is placed on the dedicated CSSPIN and connected to the External Slave Chip Select.
      - The UltraPlus SPI Master Chip Select spi_mcsn[1] is placed on any I/O and connected to another External Slave Chip Select.
      - Up to 4 External Slave SPIs can be connected using spi_mcsn[3:0].
   b. A Master controller is implemented in the iCE40 UltraPlus general logic. It controls transfers to the slave SPI devices. It can use a polling method, or it can use SPI Controller interrupts to manage transfer and reception of data.
Figure 9.2. iCE40 UltraPlus User SPI Master Accessing One or Multiple External Slave SPI Devices
10. Module Generator

iCE40 UltraPlus uses a System Bus to connect its Hard IP to the fabric. The System Bus is connected to two SPI and two I²C Hard IPs. The iCE40 UltraPlus devices do not preload the Hard IP registers during configuration; therefore, a soft IP is required.

10.1. Key Features

- Module Generator generates the Soft IP which is a wrapper around the Hard IP.
- Soft IP releases the System Bus after the Hard IPs are configured.
- The Register file is [9:256].
  - The address size is 256 bits which encompasses all addresses of the Hard IPs.
  - The data size is 9 bits with the format [W, Register Data]. When W=1, the state machine writes the corresponding Hard IP address with data.

See Advanced iCE40 I²C and SPI Hardened IP Usage Guide (FPGA-TN-02011) for more information.

Figure 10.1. Soft IP Block Diagram
10.1.1. Enable Left I²C
This option allows you to enable left I²C on the I²C Tab.

10.1.2. Enable Right I²C
This option allows you to enable right I²C on the I²C Tab.

10.1.3. Enable Left SPI
This option allows you to enable left SPI on the SPI Tab.

10.1.4. Enable Right SPI
This option allows you to enable right SPI on the SPI Tab.

10.1.5. System Clock
User setting which is used to set the divider settings of the I²C and SPI.
Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.
## Revision History

### Revision 1.2, December 2021

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2C Usage with Module Generation</td>
<td>Updated Figure 3.1 and changed kHz to kHz in Master Clock (Actual Frequency).</td>
</tr>
<tr>
<td>SPI Usage with Module Generation</td>
<td>Updated Figure 7.1 and changed MHZ to MHz in Master Clock Rate (Actual Frequency).</td>
</tr>
</tbody>
</table>

### Revision 1.1, October 2021

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>• Minor adjustments in formatting across the document.</td>
</tr>
<tr>
<td></td>
<td>• Updated last page of this document.</td>
</tr>
<tr>
<td>Disclaimers</td>
<td>Added this section.</td>
</tr>
<tr>
<td>SB_I2C Hard IP Macro Ports and Wrapper Connections</td>
<td>Updated ipload_i description in Table 4.2.</td>
</tr>
<tr>
<td>I2C Use Cases</td>
<td>Updated content and changed section name from I2C Usage Cases to I2C Use Cases.</td>
</tr>
<tr>
<td>ICE40 UltraPlus SPI Use Cases</td>
<td>Updated content and changed section name from ICE40 UltraPlus SPI Use Cases</td>
</tr>
<tr>
<td>Revision History</td>
<td>Updated table to new template.</td>
</tr>
</tbody>
</table>

### Revision 1.0, February 2018

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Initial release</td>
</tr>
</tbody>
</table>