



# **EFB Module - Lattice Propel Builder**

## **User Guide**

FPGA-IPUG-02111-1.0

May 2020

## Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

## Contents

Acronyms in This Document .....	5
1. Introduction .....	6
1.1. Features .....	6
1.2. Conventions .....	7
1.2.1. Nomenclature.....	7
1.2.2. Signal Names .....	7
1.2.3. Attribute Names.....	7
2. Functional Description.....	8
2.1. Overview .....	8
2.2. Block Diagram .....	8
2.3. Signal Description.....	8
2.4. Attribute Summary.....	9
2.5. Register Description .....	9
References .....	10
Technical Support Assistance .....	11
Revision History .....	12

## Figures

Figure 2.1. EFB Module Block Diagram .....8

## Tables

Table 2.1. QSPI Monitor Signal Description .....8  
Table 2.2. Attributes Table .....9  
Table 2.3. Register Description .....9

## Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
CPU	Central Processing Unit
EAR	Extended Address Register
QSPI	Quad Serial Peripheral Interface
PLD	Programmable Logic Device
SPI	Serial Peripheral Interface

# 1. Introduction

The Lattice EFB Module for the MachXO3D™ FPGA device is a hard architectural block that is known as the Embedded Function Block (EFB). The EFB includes an I<sup>2</sup>C, access to Configuration Blocks (CFG1), and User Flash Memory (UFM). All of these hard IP peripherals are addressable through the Advanced the Peripheral Bus (APB) interface of the Advanced Microcontroller Bus Architecture (AMBA) 3 protocol.

The design is implemented in Verilog HDL. It can be configured and generated using the Lattice Propel™ Builder software. It can be targeted to MachXO3D FPGA devices and implemented using the Lattice Diamond® software Place and Route tool integrated with the Synplify Pro® synthesis tool.

## 1.1. Features

The key features of the QSPI Monitor IP include:

- AMBA 3 APB Protocol v1.0 interface
- One I<sup>2</sup>C block (I2C2)
- Support for the initialization of Configuration Block 1 (CFG1)
- Support for the initialization of User Flash Memory 2 (UFM2)

For more information on the EFB hardware, refer to [Using Hardened Control Functions in MachXO3D Devices \(FPGA-TN-02117\)](#).

## 1.2. Conventions

### 1.2.1. Nomenclature

The nomenclature used in this document is based on Verilog HDL.

### 1.2.2. Signal Names

Signal names that end with:

- *\_n* are active low (asserted when value is logic 0)
- *\_i* are input signals
- *\_o* are output signals
- *\_io* are bi-directional input/output signals

### 1.2.3. Attribute Names

Attribute names in this document are formatted in title case and italicized (*Attribute Name*).

## 2. Functional Description

### 2.1. Overview

The EFB block described in this document focuses on three available functions: I<sup>2</sup>C, CFG1, and UFM2. The I<sup>2</sup>C block is accessed through the APB bus and its pins are routed directly outside the device for inter-chip communication. The CFG1 and UFM2 memory blocks can also be accessed through the APB and can be initialized based on your intended function. The equivalent I<sup>2</sup>C discussed here refers to I2C2 (I<sup>2</sup>C Secondary) in [Using Hardened Control Functions in MachXO3 Devices Reference Guide \(TN1294\)](#) and its equivalent programming registers.

### 2.2. Block Diagram




Figure 2.1. EFB Module Block Diagram

### 2.3. Signal Description

Table 2.1. QSPI Monitor Signal Description

Port	Direction	Width	Description
<b>System</b>			
clk_i	Input	1	Master clock input
reset_i	Input	1	Asynchronous reset active high
int_o	Output	1	Interrupt request
<b>APB</b>			
apb_psel_i	In	1	Select signal Indicates that the slave device is selected and a data transfer is required.
apb_paddr_i	In	32	Address signal
apb_pwdata_i	In	32	Write data signal
apb_pwrite_i	In	1	Direction signal Write = 1, Read = 0
apb_penable_i	In	1	Enable signal Indicates the second and subsequent cycles of an APB transfer.
apb_pready_o	Out	1	Ready signal Indicates transfer completion. Slave uses this signal to extend an APB transfer.
apb_prdata_o	Out	32	Read data signal
apb_pslverr_o	Out	1	Tied 0



Port	Direction	Width	Description
<b>External I<sup>2</sup>C Protocol</b>			
i2c2_scl	In/Out	1	Clock of I <sup>2</sup> C interface
i2c2_sda	In/Out	1	Data of I <sup>2</sup> C interface

## 2.4. Attribute Summary

The QSPI Monitor IP's configurable attributes are as shown in [Table 2.2](#) and are described in [Table 2.3](#).

**Table 2.2. Attributes Table**

Attribute	Selectable Values	Default	Dependency on Other Attributes
<b>General</b>			
Data-Width	8-32	32	—
Addr-Width	10-32	32	—
Enable Initialization (CFG1)	True, False	False	—
Initialization File (CFG1)	<file_path>	"none"	Enable Initialization (CFG1) = True
Enable Initialization (UFM2)	True, False	False	—
Initialization File (UFM2)	<file_path>	"none"	Enable Initialization (UFM2) = True

## 2.5. Register Description

The EFB Module follows the register mapping for the MachXO3 device EFB. For further information, refer to [Using Hardened Control Functions in MachXO3 Devices Reference Guide \(TN1294\)](#). I<sup>2</sup>C, CFG1, and UFM2. There are certain offsets, however, that you should be mindful of in performing transactions on the APB bus, particularly on the address. There is a 2-bit shift to the left for the equivalent address in the APB interface compared with the ones in the document. Some examples:

**Table 2.3. Register Description**

Register Name	TN1294	APB Equivalent
I2C_2_CR	0x4A	0x128
I2C_2_CMDR	0x4B	0x12C
I2C_2_BR0	0x4C	0x130

In terms of data, the upper MSBs in configurations with data-widths larger than 8 are tied to 0 when writing. In the same way, writing only the lower 8-bits is significant. This is implemented to reduce the total number of logic required and improve the overall speed of the IP, in exchange for a small amount in the memory map.

## References

- [MachXO3D FPGA Web Page in latticesemi.com](#)
- [Lattice Propel 1.0 User Guide](#)
- [Lattice Diamond Software 3.11 User Guide](#)
- [Using Hardened Control Functions in MachXO3D Devices \(FPGA-TN-02117\)](#)
- [Using Hardened Control Functions in MachXO3 Devices Reference Guide \(TN1294\)](#)

## Technical Support Assistance

Submit a technical support case through [www.latticesemi.com/techsupport](http://www.latticesemi.com/techsupport).

## Revision History

### Revision 1.0, May 2020

Section	Change Summary
All	Initial release.



[www.latticesemi.com](http://www.latticesemi.com)