



1D Filter Module - Lattice Radiant Software

User Guide

FPGA-IPUG-02099-1.1

June 2020

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Contents

Acronyms in This Document	5
1. Introduction	6
1.1. Quick Facts	6
1.2. Features	6
1.3. Conventions	6
1.3.1. Nomenclature.....	6
1.3.2. Signal Names	6
1.3.3. Attribute Names.....	6
2. Functional Description.....	7
2.1. 1D Asymmetry Serial mode:.....	7
2.2. 1D Asymmetry Parallel mode:.....	7
2.3. 1D Symmetry mode:	7
2.4. Signal Descriptions	8
2.5. Attribute Summary.....	9
3. IP Generation, Synthesis, and Validation.....	10
3.1. Licensing the IP.....	10
3.2. Generating and Synthesizing the IP	10
3.3. Running the Functional Simulation	12
Appendix A. Resource Utilization	14
References.....	15
Technical Support Assistance	16
Revision History	17

Figures

Figure 2.1. 1D Filter Block Diagram.....	8
Figure 3.1. Module/IP Block Wizard	10
Figure 3.2. Configure User Interface of 1D Filter Module	11
Figure 3.3. Check Generating Result.....	11
Figure 3.4. Simulation Wizard.....	12
Figure 3.5. Adding and Reordering Source	13
Figure 3.6. Simulation Waveform	13

Tables

Table 1.1. 1D Filter Module Quick Facts	6
Table 2.1. 1D Filter Module Signal Description.....	8
Table 2.2. Attributes Table	9
Table 2.3. Attributes Descriptions	9
Table 3.1. Generated File List	12
Table A.1. Resource Utilization	14

Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
FPGA	Field Programmable Gate Array
RTL	Register Transfer Level
IP	Intellectual Property
MSB	Most Significant Bit
LSB	Least Significant Bit

1. Introduction

The 1D Filter Module has three modes: 1D Symmetry, 1D Asymmetry Serial, and 1D Asymmetry Parallel, which support configurable number of taps each with its own coefficient.

1.1. Quick Facts

Table 1.1 shows a summary of the 1D Filter Module.

Table 1.1. 1D Filter Module Quick Facts

IP Requirements	Supported FPGA Families	CrossLink™-NX, Certus™-NX
Resource Utilization	Targeted Devices	LIFCL-40, LIFCL-17, LFD2NX-40
Design Tool Support	Lattice Implementation	Lattice Radiant® Software 2.1
	Synthesis	Lattice Synthesis Engine (LSE)
		Synopsys® Synplify Pro® for Lattice
Simulation	For the list of supported simulators, see the Lattice Radiant Software 2.1 User Guide .	

1.2. Features

The key features of 1D Filter Module include:

- Supports the following modes:
 - 1D Symmetry
 - 1D Asymmetry Serial
 - 1D Asymmetry Parallel
- Configurable number of taps
- Supports both Positive and Negative Symmetry for 1D Symmetry Mode only
- Configurable Reset Mode
- Configurable data width and sign representation for Data A and B
- Configurable Bus Ordering

1.3. Conventions

1.3.1. Nomenclature

The nomenclature used in this document is based on Verilog HDL.

1.3.2. Signal Names

Signal names that end with:

- *_n* are active low
- *_i* are input signals
- *_o* are output signals

1.3.3. Attribute Names

Attribute names in this document are formatted in title case and italicized (*Attribute Name*).

2. Functional Description

The 1D Filter Module filters the input data according to the following general equation:

$$result = \sum_{n=0}^{NUM_OF_TAPS} (A_n * B_n)$$

The following sections provides information on the 1D Filter Module modes:

- 1D Asymmetry Serial
- 1D Asymmetry Parallel
- 1D Symmetry

2.1. 1D Asymmetry Serial mode:

data_a_i width = DATAA Width,

data_b_i width = Number of Taps * DATAB Width

A is a data input that is provided serially, B is an input for coefficients which is provided in a parallel way.

For this mode, the output data is calculated as follows:

$$result = \sum_{n=0}^{NUM_OF_TAPS} (A_n * B[(n + 1) * DATAB - 1:n * DATAB])$$

2.2. 1D Asymmetry Parallel mode:

data_a_i width = Number of Taps * DATAA Width,

data_b_i width = Number of Taps * DATAB Width,

A is a data input, B is an input for coefficients; both are provided in a parallel way.

For this mode, the output data is calculated as follows:

$$result = \sum_{n=0}^{NUM_OF_TAPS} (A[(n + 1) * DATAA - 1:n * DATAA] * B[(n + 1) * DATAB - 1:n * DATAB])$$

2.3. 1D Symmetry mode:

data_a_i width = DATAA Width,

data_b_i width:

- when the *Number of Taps* is odd, data_b_i width = $\frac{Number\ of\ Taps + 1}{2} * DATAB\ Width$,
- when the *Number of Taps* is even, data_b_i width = $\frac{Number\ of\ Taps}{2} * DATAB\ Width$.

For this mode, the output data is calculated as follows:

$$result = \sum_{n=0}^K (A_n + A_{(K-n)}) * B[(n + 1) * DATAB - 1:n * DATAB],$$

where

- $K = \frac{Number\ of\ Taps + 1}{2}$, when *Number of Taps* is odd, and
- $K = \frac{Number\ of\ Taps}{2}$, when *Number of Taps* is even.




Figure 2.1. 1D Filter Block Diagram

2.4. Signal Descriptions

Table 2.1. 1D Filter Module Signal Description

Port Name	I/O	Width	Description
Clock and Reset Ports			
clk_i	In	1	System clock input.
reset_i	In	1	Reset input.
User Interface Ports			
clk_en_i	In	1	Clock enable input.
data_a_i	In	<i>DATAA Width</i> ¹	Input data for port A.
data_b_i	In	<i>DATAB Width</i> ¹	Input data for port B.
result_o	Out	<i>OUT_WIDTH</i> ²	Output data result.

Notes:

1. The bit width of some signals is set by the attribute. Refer to [Table 2.2](#) for the description of these attributes.
2.
 - a. If *DATAA Width* <= 9 and *DATAB Width* <= 9, then *OUT_WIDTH* = *DATAA Width* + *DATAB Width* + 6;
 - b. If at least one of *DATAA Width* or *DATAB Width* > 9, then *OUT_WIDTH* = *DATAA Width* + *DATAB Width* + 18

2.5. Attribute Summary

The configurable attributes of the 1D Filter Module are shown in [Table 2.2](#) and are described in [Table 2.3](#). The attributes can be configured through the IP Catalog's Module/IP wizard of the Lattice Radiant Software.

Table 2.2. Attributes Table

Attribute	Selectable Values	Default	Dependency on Other Attributes
Configuration			
Mode	1D Symmetry, 1D Asymmetry Serial, 1D Asymmetry Parallel	1D Asymmetry Serial	—
Number of Taps	2 – N	2	For Device Type LIFCL-40 or LFD2NX-40: If <i>Mode</i> == 1D Symmetry, N = 110, else N = 55 For Device Type LIFCL-17: If <i>Mode</i> == 1D Symmetry, N = 48, else N = 24
Symmetry	Positive, Negative	Positive	Active if <i>Mode</i> == 1D Symmetry
Reset Mode	Sync, Async	Sync	—
DATAA Sign	Signed, Unsigned	Signed	Active if <i>Symmetry</i> == Positive
DATAA Width	2 – 18	18	—
DATAB Sign	Signed, Unsigned	Signed	Active if <i>Symmetry</i> == Positive
DATAB Width	2 – 18	18	—
Bus Ordering Style	Big Endian [MSB : LSB], Little Endian [LSB : MSB]	Big Endian [MSB : LSB]	—

Table 2.3. Attributes Descriptions

Attribute	Description
Configuration	
Mode	Specifies the mode of 1D Filter Module. Refer to Functional Description section for more details.
Number of Taps	Specifies the number of taps.
Symmetry	Specifies the Symmetry of the 1D Filter Module. Selectable values are Positive and Negative Symmetry.
Reset Mode	Specifies the mode of reset that is used.
DATAA Sign	Specifies the sign representation for port data_a_i.
DATAA Width	Specifies the data width for port A. The exact value of this attribute can be calculated depending on the type of <i>Mode</i> . Refer to Functional Description section for more details.
DATAB Sign	Specifies the sign representation for port data_b_i.
DATAB Width	Specifies the data width for port B. The exact value of this attribute can be calculated depending on the type of <i>Mode</i> . Refer to Functional Description section for more details.
Bus Ordering Style	Specifies the bus ordering of input and output data ports. Big Endian: the data_a_i, data_b_i and result_o busses ordering is from MSB to LSB. Little Endian: the data_a_i, data_b_i and result_o busses ordering is from LSB to MSB;

3. IP Generation, Synthesis, and Validation

This section provides information on how to generate and synthesize this module using the Lattice Radiant Software. For more on Lattice Radiant Software, please refer to the [Lattice Radiant Software 2.1 User Guide](#) and relevant tutorials.

3.1. Licensing the IP

No license is required for this module.

3.2. Generating and Synthesizing the IP

The Lattice Radiant Software allows you to customize and generate modules and IPs and integrate them into the device's architecture. The procedure for generating the 1D Filter Module in Lattice Radiant Software is described below.

To generate the 1D Filter Module:

1. Create a new Lattice Radiant Software project or open an existing project.
2. In the IP Catalog tab, double-click on **1D_Filter** under **Module, DSP_Arithmetic_Modules** category.
3. The **Module/IP Block Wizard** opens as shown in [Figure 3.1](#). Enter values in the **Component name** and the **Create in** fields and click **Next**.




Figure 3.1. Module/IP Block Wizard

- In the module's dialog box of the **Module/IP Block Wizard** window, customize the selected 1D Filter Module using drop-down menus and check boxes. As a sample configuration, see [Figure 3.2](#). For configuration options, see the [Attribute Summary](#) section.




Figure 3.2. Configure User Interface of 1D Filter Module

- Click **Generate**. The **Check Generating Result** dialog box opens, showing design block messages and results as shown in [Figure 3.3](#).




Figure 3.3. Check Generating Result

- Click **Finish**. All the generated files are placed under the directory paths in the **Create in** and the **Component name** fields shown in [Figure 3.1](#).

The generated 1D Filter Module package includes the black box (<Instance Name>_bb.v) and instance templates (<Instance Name>_tpl.v/vhd) that can be used to instantiate the module in a top-level design. An example RTL top-level reference source file (<Instance Name>.v) that can be used as an instantiation template for the module is also provided. You may also use this top-level reference as the starting template for the top-level for their complete design. The generated files are listed in [Table 3.1](#).


Table 3.1. Generated File List

Attribute	Description
<Instance Name>.ipx	This file contains the information on the files associated to the generated IP.
<Instance Name>.cfg	This file contains the attribute values used in IP configuration.
component.xml	Contains the ipxact:component information of the IP.
design.xml	Documents the configuration attributes of the IP in IP-XACT 2014 format.
rtl/<Instance Name>.v	This file provides an example RTL top file that instantiates the module.
rtl/<Instance Name>_bb.v	This file provides the synthesis black box.
misc/<Instance Name>_tpl.v misc /<Instance Name>_tpl.vhd	These files provide instance templates for the module.

3.3. Running the Functional Simulation

Running functional simulation can be performed after the IP is generated.

To run functional simulation:

- Click the  button located on the **Toolbar** to initiate the **Simulation Wizard** shown in [Figure 3.4](#).




Figure 3.4. Simulation Wizard

- Click **Next** to open the **Add and Reorder Source** window as shown in [Figure 3.5](#).




Figure 3.5. Adding and Reordering Source

3. Click **Next**. The **Summary** window is shown.
4. Click **Finish** to run the simulation.

Note: It is necessary to follow the procedure above until it is fully automated in the Lattice Radiant Software Suite. The results of the simulation in our example are provided in [Figure 3.6](#).




Figure 3.6. Simulation Waveform

Appendix A. Resource Utilization

Table A.1 shows the resource utilization of the 1D Filter Module for the LIFCL-40-9BG400I device, using Lattice Synthesis Engine of Lattice Radiant Software. Default configuration is used and some attributes are changed from the default value to show the effect on the resource utilization.

Table A.1. Resource Utilization

Configuration	Clk Fmax (MHz)*	Slice Registers	LUTs	DSP Slices
Default	200 MHz	0	1	1
<i>DATAA Width = 2, DATAB Width = 2,</i> Others = Default	200 MHz	0	1	1
<i>Mode = 1D Symmetry, Symmetry = Negative,</i> Others = Default	200 MHz	0	1	1
<i>Number of taps = 5, Others = Default</i>	200 MHz	0	1	2

***Note:** Fmax is generated when the FPGA design only contains 1D Filter Module and the target frequency is 200 MHz. These values may be reduced when user logic is added to the FPGA design.

References

For complete information on Lattice Radiant Project-Based Environment, Design Flow, Implementation Flow and Tasks, as well as on the Simulation Flow, see the [Lattice Radiant Software 2.1 User Guide](#).

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

Revision History

Document Revision 1.1, Lattice Radiant SW version 2.1, June 2020

Section	Change Summary
Introduction	Updated Table 1.1 . <ul style="list-style-type: none">• Added support to Certus-NX• Added LFD2NX-40 as targeted device.• Updated Lattice Implementation to Lattice Radiant 2.1.
Attribute Summary	Updated dependency of <i>Number of Taps</i> to support LFD2NX-40.
Appendix A. Resource Utilization	Updated device to LIFCL-40-9BG400I.

Document Revision 1.0, Lattice Radiant SW version 2.0, February 2020

Section	Change Summary
All	Initial release.



www.latticesemi.com