Welcome to Lattice Radiant® software, the complete design environment for Lattice Semiconductor Field Programmable Gate Arrays (FPGAs).

What’s New in Radiant 2022.1 Software

► Device Support:
  o Lattice Avant™ (LAV-AT-E)
    ▪ 500K (-1/-2/-3) 0.82V (COM/IND) – LFG676
    ▪ 500K (-1/-2/-3) 0.82V (COM/IND) – LFG1156
    ▪ GSR is not available for the LAV-AT-E device.
  o The license maintenance number has been updated to support the current Radiant software’s version number. Please visit the Lattice Software Licensing page to request for a new license.
    To check the license maintenance number, open the Radiant license file located in ..\<install_directory>\license.
    The following example shows the license maintenance number:
    ```
    FEATURE LSC_RADIANT lattice 2023.1 20-sep-2023 uncounted
    E9B7F1ABB3BD
    ```
  o CrossLink™-NX (LIFCL)
    ▪ SGMIICDR primitive is not supported in LIFCL (40K/17K) WLCSP72 and QFN72 packages.
    ▪ The -7 speed grade option has been removed from the LIFCL-33 device.

► Tool and Other Enhancements:
  o FPGA Libraries – The FPGA Library Guide has been updated to include the LAV-AT-E device.
  o Netlist Analyzer – The Netlist Analyzer tool now supports post-synthesis schematic view for Synplify Pro.
  o PAD Specification File – The PAD report has been updated to include the complete IO properties information of device families.
  o PLL Foundation IP – The PLL parameter calculation script has been updated to optimize the tuning algorithm for all devices except the iCE40UP and LAV-AT-E device.
- **Pre-Synthesis Constraint Editor** (previously **Timing Constraint Editor**) – The Pre-Synthesis Constraint Editor tool has been updated to support the `set_max_skew` constraint for the Radiant 2022.1 software.

- **Programmer** – The Programmer tool has been updated to support the LAV-AT-E device.

- **Project Navigator** – The Message Promotion/Demotion option has been added to Project > Message Promotion/Demotion. This new feature allows you to use TCL commands to promote/demote a message if you do not want it to be visible in non-GUI mode.

- **Reports**
  - The MAP Resource Usage section has been updated to display the Logic, Distributed RAM, and RIPPLE Logic information of the project.
  - Constraint Propagation section has been added to Synthesis Reports.
  - Constraint Summary has been added to the Post-Synthesis and MAP Reports.

- **Timing Analysis Reports** – The Timing Analysis Reports format has been updated to include the following sections:
  - The “Setup at User Specified Speed Grade Corner at Minimum Degrees” section has been added to the PAR Timing Analysis Report for the LAV-AT-E device.
  - A new command line parameter `-dump_uncovered` has been added for the PAR Timing Analysis Report. This results in timing dumping connections that are not covered in the `uncoveredConn.log` file.

- **Reveal Logic Controller/Analyzer**
  - The User Memory, User Control, and User Register options have been added to the Reveal Logic Controller/Analyzer tool.
  - The Reveal Controller tool has been updated to add the simulation model feature.
  - For the LAV-AT-E device, adding the PAR Strategy command line option, “-exp WARNING_ON_PCLKPLC1=1” when using Reveal and JTAGH25 is required to avoid errors.

- **SSO Calculator** – The SSO Calculator has been updated to support the LAV-AT-E device.
## Updating Projects from an Earlier Version

If you want to work on a design project created with an earlier version of Radiant software, it may be necessary to re-create some IP, per the procedures described in the following table. These procedures adapt the project for the changes in Radiant software.

<table>
<thead>
<tr>
<th>Versions</th>
<th>IP</th>
<th>IP Regeneration Procedures</th>
</tr>
</thead>
<tbody>
<tr>
<td>2022.1</td>
<td>CrossLink-NX (LIFCL), Certus-NX (LFN2NX), Certus-NX-RT (UT24C), CertusPro-NX (LFCPNNX), and CertusPro-NX-RT (UT24CP)</td>
<td>ICE40UP</td>
</tr>
<tr>
<td></td>
<td>ADC_Sequencer (Analog to Digital Converter with Sequencer)</td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td>ADC (Analog to Digital Converter)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>DDR_Generic (DDR Generic Interfaces)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>DDR_MEM (DDR Memory Interfaces)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>FIFO</td>
<td></td>
</tr>
<tr>
<td></td>
<td>FIFO_DC (Dual Clock FIFO)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>GDDR7:1 (LVDS Interface)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Large_RAM_SP (Single Port Large RAM)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Large_ROM (Read-only Large Memory)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LPDDR4_MEM (LPDDR4 Memory Interface)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MIPI_DPHY (MIPI D-PHY Interface)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MPCS (Multi-Protocol PCS)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>OSC (Oscillator)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PLL (Phase Locked Loop)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ADC_Sequencer (Analog to Digital Converter with Sequencer)</td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td>MPCS (Multi-Protocol PCS)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>FIFO</td>
<td></td>
</tr>
<tr>
<td></td>
<td>FIFO_DC (Dual Clock FIFO)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>RAM_DP (Dual Port RAM)</td>
<td></td>
</tr>
<tr>
<td>3.2</td>
<td>ADC_Sequencer (Analog to Digital Converter with Sequencer)</td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td>MPCS (Multi-Protocol PCS)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>FIFO</td>
<td></td>
</tr>
<tr>
<td></td>
<td>FIFO_DC (Dual Clock FIFO)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>RAM_DP (Dual Port RAM)</td>
<td></td>
</tr>
<tr>
<td>3.1.1</td>
<td>PLL (Phase Locked Loop)</td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td>ADC (Analog to Digital Converter)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ROM (Read-only Memory)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MPCS (Multi-Protocol PCS)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>DDR_Generic (DDR Generic Interfaces)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>GDDR7:1 (LVDS Interface)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>DDR_MEM (DDR Memory Interfaces)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LPDDR4_MEM (LPDDR4 Memory Interface)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MIPI_DPHY (MIPI D-PHY Interface)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ADC_Sequencer (Analog to Digital Converter with Sequencer)</td>
<td>N/A</td>
</tr>
<tr>
<td>3.1</td>
<td>PLL (Phase Locked Loop)</td>
<td>N/A</td>
</tr>
</tbody>
</table>

Lattice Radiant 2022.1 Software Release Notes
Release Notes – December 1, 2022
<table>
<thead>
<tr>
<th>Versions</th>
<th>IP Regeneration Procedures</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICE40UP</td>
<td>These IP used in designs created in Radiant 3.0 or earlier must be re-generated in Radiant 3.1.</td>
</tr>
<tr>
<td>PLL (Phase Locked Loop)</td>
<td>N/A These IP used in designs created in Radiant 2.2.1 or earlier must be re-generated in Radiant 3.0.</td>
</tr>
<tr>
<td>PLL (Phase Locked Loop)</td>
<td>N/A These IP used in designs created in Radiant 2.2 or earlier must be re-generated in Radiant 2.2.1.</td>
</tr>
<tr>
<td>PLL (Phase Locked Loop)</td>
<td>PLL (Phase Locked Loop) These IP used in designs created in Radiant 2.1 or earlier must be re-generated in Radiant 2.2.</td>
</tr>
<tr>
<td>Versions</td>
<td>IP</td>
</tr>
<tr>
<td>----------</td>
<td>----</td>
</tr>
<tr>
<td>2.1</td>
<td>PLL (Phase Locked Loop)</td>
</tr>
<tr>
<td></td>
<td>GDDR7:1 (7:1 LVDS Interface)</td>
</tr>
<tr>
<td></td>
<td>DDR_MEM (DDR Memory Interfaces)</td>
</tr>
<tr>
<td></td>
<td>DDR_Generic (DDR Generic Interfaces)</td>
</tr>
<tr>
<td></td>
<td>MIPI_DPHY (MIPI Interface)</td>
</tr>
<tr>
<td></td>
<td>ADC (Analog to Digital Converter)</td>
</tr>
<tr>
<td></td>
<td>SEDC (Soft Error Detection/Correction)</td>
</tr>
<tr>
<td></td>
<td>OSC (Oscillator)</td>
</tr>
</tbody>
</table>

All IP:

- Starting with Radiant 2.1, PMIs for any IP created in Radiant software versions 1.0, 2.0, 2.0 SP1, user must add the Family attribute in all PMI instantiations.
- For designs created in previous versions of Radiant software (2.0 or prior), it is necessary to re-generate PLL IP in Radiant software 2.1. Otherwise, Radiant software 2.1 will issue an error when the previously generated PLL IP is detected in the design. Designs created using Radiant Software 2.0 SP1 with PLL will work without any errors.
- The IO_TYPE HDL attribute default value has been changed since Radiant 2.0 SP1 from LVCMOS18 to LVCMOS33.
- If a LARGE_RAM IP generated from a previous Radiant version needs to be re-configured in Radiant 2.1, the IP must be re-created.

The following server IP are not compatible with Radiant 3.0 onwards. Use the latest versions of the IP available on the IP server:

- I2C Master version 1.0.3
- UART 16550 version 1.0.4
- DDR3 SDRAM Controller version 1.1.1
- DDR3 SDRAM Controller version 1.2.1
- LPDDR2 SDRAM Controller Lite version 1.1.1
- LPDDR2 SDRAM Controller Lite version 1.2.1

## Supported Devices

Lattice Radiant software can be used with either a free license or a subscription license. The two licenses provide access to different device families.

<table>
<thead>
<tr>
<th>Device Family</th>
<th>Free License</th>
<th>Subscription License</th>
</tr>
</thead>
<tbody>
<tr>
<td>iCE40 UltraPlus (ICE40UP)</td>
<td>[ ]</td>
<td></td>
</tr>
<tr>
<td>Lattice Avant (LAV-AT-E)</td>
<td>[ ]</td>
<td></td>
</tr>
</tbody>
</table>

Note: A subscription license is

Lattice Radiant 2022.1 Software Release Notes
Release Notes – December 1, 2022
### Support for Third-Party Synthesis and Simulator Tools

The Synopsys Synplify Pro® for Lattice synthesis tool and the Siemens ModelSim® Lattice Edition simulator tools are included in the Radiant software.

- **Synopsys Synplify Pro FPGA synthesis software version S-2021.09LR-SP2**
  - Release Notes for Synplify Pro are located in `..\<install_directory>\radian\2022.1\synpbase\doc\`. The file name is release_notes.pdf.
  - A full set of documents for Synplify Pro are also located in `..\<install_directory>\radian\2022.1\synpbase\doc\`.

- **Siemens ModelSim Lattice Edition 2021.4 revision 2021.10**
  - Release Notes for ModelSim Lattice Edition are located in `..\<install_directory>\radian\2022.1\modeltech\`. The file names are RELEASE_NOTES.html or RELEASE_NOTES.txt.
  - A full set of documents for ModelSim Lattice Edition are located in `..\<install_directory>\radian\2022.1\modeltech\doc\`.

- **Siemens Questa® 2020.4, Cadence Xcelium® 20.09-s012, Synopsys VCS® S-2021.09-SP2**

  **Note:** Cadence Xcelium and Synopsys VCS do not support Lattice Avant (LAV-AT-E).
Help Resources

- Online Help updated with CertusPro-NX (LFCPNX), Certus-NX (LFD2NX), MachXO5-NX (LFMXXO5), CrossLink-NX (LIFCL), Certus-NX-RT (UT24C), CertusPro-NX-RT (UT24CP), and Lattice Avant (LAV-AT-E) content.

- To view the Online Help, start the Lattice Radiant software and select the "Getting Started" icon under Information Center.

System Requirements

The following shows the basic system requirements for Radiant software:

- Intel Pentium or Pentium-compatible PC
- 64-bit OS:
  - Windows 10 or 11
  - Red Hat Enterprise Linux 7.7 or 8.4
  - Ubuntu version 18.04 LTS or 20.04 LTS
  - CentOS 7.7 or 8.4
- Approximately 50 GB free disk space
- Computer Memory Requirement:
  - Nexus – 16GB
  - LAV-AT-E – 32GB Recommended for running a single project. If running multiple projects, the memory requirement will be higher.
- 1024 X 768 graphics display
- Network adapter for license and network connectivity
- A Web browser with JavaScript capability
- Acrobat Reader

Issues Fixed

The following known issues are fixed in this release. Their workarounds are no longer needed.

**Netlist Analyzer does not show complete path for Avant PLL clock/data delay path using Synplify Pro.**

Devices affected: Lattice Avant (LAV-AT-E)
Bug number: DNG-15513
Fixed in Radiant 2022.1

The LFCPNX-100-CBG256 and LFCPNX-100-BFG484 IBIS Package files are missing in the installation folder.
Devices affected: CertusPro-NX (LFCPNX)
Bug number: DNG-15455
Fixed in Radiant 2022.1

PCLKDIV primitive cannot be configured automatically in DCS mode.
Devices affected: CertusPro-NX (LFCPNX)
Bug number: DNG-15521
Fixed in Radiant 2022.1

Radiant Power Calculator TCL command for setting clock frequency based on timing (twr) is not working
Devices affected: LFCPNX
Bug number: DNG-14718
Fixed in Radiant 2022.1

ECO does not show memory instance attribute with SP16K instance.
Devices affected: Lattice Avant (LAV-AT-E)
Bug number: DNG-15329
Fixed in Radiant 2022.1

ECO Editor shows the wrong property value [WIDTH, DEPTH] of “ECO_MEM_SIZE” when Synplify Pro is used.
Devices affected: Lattice Avant (LAV-AT-E)
Bug number: DNG-15129
Fixed in Radiant 2022.1

The RTL simulation flow may fail for Reveal Controller simulation model.
Devices affected: All devices
Bug number: DNG-14964
Fixed in Radiant 2022.1

**Synplify Pro synthesis fails in a mixed language design with VHDL top module when reveal is inserted in the design.**

Devices affected: All devices
Bug number: DNG-15055
Fixed in Radiant 2022.1

**When using Synplify Pro OEM tool, set_multicycle_path with the -hold options defined in the pre-synthesis constraint file may not be forward annotated to Post-Synthesis Timing, MAP, and PAR.**

Devices affected: All devices
Bug number: DNG-13681
Fixed in Radiant 2022.1

**In certain cases, the Synplify-Pro OEM synthesis tool will error out when reveal is inserted with error message reporting, @E: FO139 "The instance needs internal tristate. Can't be mapped."**

Devices affected: All except iCE40UP
Bug number: DNG-13017
Fixed in Radiant 2022.1

**In Timing Analyzer, the setup path for set_max_delay displays incorrect endpoints.**

Devices affected: All devices
Bug number: DNG-14997
Fixed in Radiant 2022.1

**MPCS module IP GUI does not allow to modify the Ref Clock Frequency**

Devices affected: CertusPro-NX (LFCPNX)
Bug number: DNG-14480
Inconsistent display of slack and fmax numbers in timing report when MPCS is used.
Devices affected: CertusPro-NX (LFCPNX)
Bug number: DNG-14470
Fixed in Radiant 2022.1

EBR out reg’s edge is incorrectly interpreted leading to timing violation when set_multicycle_path constraint is used.
Devices affected: All devices
Bug number: DNG-14252
Fixed in Radiant 2022.1

When set_max_delay constraint with a -datapath_only option is used, Radiant timer incorrectly calculates setup/hold times.
Devices affected: All except iCE40UP
Bug number: DNG-13551, DNG-13555
Fixed in Radiant 2022.1

In Place & Route Reports, the Performance Hardware Data Status displays incorrect version number.
Devices affected: All devices
Bug number: DNG-14928
Fixed in Radiant 2022.1

The "Performance Hardware Data Status" of CertusPro-NX automotive device is “Final.”
Devices affected: CertusPro-NX Auto Device (LFCPNX)
Bug number: DNG-13898
Fixed in Radiant 2022.1
Reveal Controller's Virtual Switch and LEDs are not working properly in JTAG-Chain.

Devices affected: All devices
Bug number: DNG-15124
Fixed in Radiant 2022.1

The Reveal User Status Register feature cannot read out the right value.

Devices affected: All devices
Bug number: DNG-14918
Fixed in Radiant 2022.1

LSE flow fails for MDDR, MIPI, ADC cases.

Devices affected: MachXO5-NX (LFMXO5)
Bug number: DNG-14886
Fixed in Radiant 2022.1

LSE may issue an error: “.. entity ‘xxx’ is not compiled yet. VHDL-1059 and abort” when the following conditions are met:

1. Verilog module and VHDL entity have the same name.
2. VHDL “entity” and its “architecture” are split into two files.
3. When the “entity” is entered below the “architecture” file in the Radiant Project File list.

Devices affected: All devices
Bug number: DNG-13231
Fixed in Radiant 2022.1

If ECLKSYNC input is driven by PLL output, there is no output from ECLKSYNC.

Devices affected: CrossLink-NX (LIFCL 33K)
Bug number: DNG-13841
Fixed in Radiant 3.2.1
The timing path of the DQSBUF, DQSW, and DQSW270 ports are missing from the timing report.

Devices affected: All except iCE40UP
Bug number: DNG-13835
Fixed in Radiant 3.2.1

When using LSE, user may encounter a linking issue between the Verilog and VHDL versions of the design module.

Devices affected: All devices
Bug number: DNG-13531
Fixed in Radiant 3.2.1

LSE might produce an incorrect netlist while expanding an if-statement inside a for loop if the expanded multiplexer/decoder gets constant inputs.

Devices affected: All devices
Bug number: DNG-12813
Fixed in Radiant 3.2.1

Lattice Synthesis Engine (LSE) incorrectly reduces the number of valid states of the extracted state machine (FSM).

Devices affected: All except iCE40UP
Bug number: DNG-11412
Fixed in Radiant 3.2.1
Known Issues for Radiant 2022.1

The following are known issues for the Radiant Software 2022.1.

**In SGMII soft IP post-PAR netlist simulation, IMONDELAY is always in reset.**

For assistance with this issue, please contact Lattice Technical Support.

Devices affected: Lattice Avant (LAV-AT-E)

Bug number: DNG-15721

**Synplify Pro High Reliability settings cause FIFO RTL to generate an error.**

Workaround: Disable the “Preserve and Decode Unreachable States” option in Synplify implementation options -> High Reliability tab.

Devices affected: Certus-NX (LFD2NX)

Bug number: DNG-14469

**When the set_max_skew constraint is added pre-synthesis to a .sdc file and the Synplify Pro tool is used, Synplify Pro may error out with the message: invalid command name "set_max_skew."**

Workaround: Set the post-synthesis constraint as a .pdc file.

Devices affected: All devices

Bug number: DNG-14769

**When simulating Cordic IP using ModelSim, you may encounter an RTL compilation error.**

Workaround: In OEM ModelSim, use the “vsim -voptargs=+acc -L work -L pmi_work -L ovi_lifcl tb_top - suppress 8607” command to finish the compilation.

Devices affected: Lattice Avant (LAV-AT-E)

Bug number: DNG-14888
Reveal Power-on Reset (POR) Debug function does not work when using LSE.
Workaround: Use Synplify Pro.
Devices affected: All except iCE40UP
Bug number: DNG-12861, DNG-13901

Reveal Controller will overwrite the registers of the Hard IP.
If LMMI bus IP is used as part of your design for dynamic update and it's connected to a specific instance of hard-IP, then it is recommended to not use the Reveal Controller for that hard IP because the user design controlling the hard IP will be overwritten by Reveal Controller Logic.
Hard IPs: DPHY, I2CFIFO, PLL, PCS, PCIELL, SGMIICDR
Devices affected: All except iCE40UP
Bug number: DNG-12253

When Reveal Controller is used for updating the PCS register (reg80) through the controller, it will cause the PCS Register value to be stuck at a value during successive writes.
Workaround: Re-download the bitstream.
Devices affected: CertusPro-NX (LFCPNX), CertusPro-NX-RT (UT24CP)
Bug number: DNG-12235, DNG-13920

The CSI-2/DSI D-PHY Transmitter and Receiver Soft IP simulations fail when using Synopsys VCS as simulation tool.
Workaround: Use Modelsim or QuestaSim simulation tools.
Devices affected: CertusPro-NX (LFCPNX), Certus-NX (LFD2NX), CrossLink-NX (LIFCL), Certus-NX-RT (UT24C), CertusPro-NX-RT (UT24CP)
Bug number: DNG-13225

When simulating Generic DDR, there may be a mismatch in the RTL and post-route simulation. Silicon is not affected.
For assistance with this issue, please contact Lattice Technical Support.
Devices affected: All except iCE40UP
Bug number: DNG-9639
MAP incorrectly reports number of DPHY and PCIE/ADC resources for CrossLink-NX (LIFCL) QFN72 package.

For assistance with this issue, please contact Lattice Technical Support.

Devices affected: CrossLink-NX (LIFCL)

Bug number: DNG-8297