



Release Notes for LatticeMico32 System 8.1 Service Pack 1

The 8.1 Service Pack version of LatticeMico32 System includes changes to the Lattice Mico System Builder.

What's New in LatticeMico32

The following enhancements have been made:

- ◆ Support for 8/32-bit WISHBONE data bus in GPIO, DMA controller, SPI Flash controller, and On-Chip Memory Controller components
- ◆ Support for WISHBONE Retry and Error in DMA controller
- ◆ Compression of UART controller's register map to reduce wasted address space. UART controller now has an 8-bit WISHBONE data bus and 4-bit WISHBONE address bus.

Release Compatibility

In the LatticeMico32 System 8.1 Service Pack 1, changes have been implemented in some of the components that could impact your existing code and platform design. Affected components include DMA, GPIO, SPI Flash, and UART.

Please read LatticeMico32 Technical Note [1221](#) if you are using the following or earlier versions of these components:

- ◆ DMA version 3.1
- ◆ GPIO version 3.1
- ◆ SPI Flash version 3.2
- ◆ UART version 3.4

You have the option of upgrading to the newer versions and implementing the changes described in the technical note or maintaining your current versions. Your platform will not be affected, when you regenerate it, if you choose to maintain the current version of any of these components.

Trademarks

Lattice Semiconductor Corporation, L Lattice Semiconductor Corporation (logo), L (stylized), L (design), Lattice (design), LSC, CleanClock, E²CMOS, Extreme Performance, FlashBAK, FlexiClock, flexiFlash, flexiMAC, flexiPCS, FreedomChip, GAL, GDX, Generic Array Logic, HDL Explorer, IPexpress, ISP, ispATE, ispClock, ispDOWNLOAD, ispGAL, ispGDS, ispGDX, ispGDXV, ispGDX2, ispGENERATOR, ispJTAG, ispLEVER, ispLeverCORE, ispLSI, ispMACH, ispPAC, ispTRACY, ispTURBO, ispVIRTUAL MACHINE, ispVM, ispXP, ispXPGA, ispXPLD, Lattice Diamond, LatticeCORE, LatticeEC, LatticeECP, LatticeECP-DSP, LatticeECP2, LatticeECP2M, LatticeECP3, LatticeMico8, LatticeMico32, LatticeSC, LatticeSCM, LatticeXP, LatticeXP2, MACH, MachXO, MACO, ORCA, PAC, PAC-Designer, PAL, Performance Analyst, Platform Manager, ProcessorPM, PURESPEED, Reveal, Silicon Forest, Speedlocked, Speed Locking, SuperBIG, SuperCOOL, SuperFAST, SuperWIDE, sysCLOCK, sysCONFIG, sysDSP, sysHSI, sysI/O, sysMEM, The Simple Machine for Complex Design, TransFR, UltraMOS, and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries. ISP, Bringing the Best Together, and More of the Best are service marks of Lattice Semiconductor Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.