



PCIe x8 IP

IP Version: v2.2.0

Release Notes

FPGA-RN-02061-1.1

March 2025

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Contents	3
1. Introduction	4
PCIe x8 IP v2.2.0.....	4
PCIe x8 IP v2.1.0.....	4
PCIe X8 IP Earlier Versions	4
References	6
Technical Support Assistance	7

1. Introduction

This document contains the Release Notes for the PCIe x8 IP and PCIe x8 Driver. For specific details about the IP and the driver, refer to the following:

- [PCIe x8 IP Core User Guide \(FPGA-IPUG-02243\)](#)
- [Avant-G/X PCIe Host DMA Driver Software User Guide \(FPGA-TN-02405\)](#)
- [CertusPro-NX and Avant-G/X PCIe Basic Memory-Mapped Host Driver \(Non-DMA\) User Guide \(FPGA-TN-02387\)](#)
- [PCI Express for Avant FPGAs](#) web page

PCIe x8 IP v2.2.0

Software	Software Version	Summary of Changes
Lattice Radiant	2024.2.1	<ul style="list-style-type: none"> • Feature Updates <ul style="list-style-type: none"> • Active State Power Management (ASPM) capability enablement • Example Design Updates <ul style="list-style-type: none"> • Added Harden DMA Gen4x8 Example Design hardware support. • Added non-DMA Gen4x8 Example Design hardware support. • Driver Updates <ul style="list-style-type: none"> • Added official driver support for Harden DMA and non-DMA

PCIe x8 IP v2.1.0

Software	Software Version	Summary of Changes
Lattice Radiant	2024.2	<ul style="list-style-type: none"> • Enabled Harden DMA Gen4x8 support for Synthesis/Timing/Simulation. • Enabled Harden DMA Gen4x8 Example Design simulation. • Updated the PCIe PCS/PHY parameters for hardware support (official hardware support in Radiant 2025.1). • Fixed bugs related to PCIe BAR, PF, VF, MSI and MSI-X.

PCIe X8 IP Earlier Versions

IP Version	Summary of Changes
2.0.0	<ul style="list-style-type: none"> • PHY Configuration <ul style="list-style-type: none"> • Increased aggregation and bifurcation up to x8 lanes • Increased data rates of 8.0 Gbps and 16.0 Gbps • Added 128b/130b encoding at 8 Gbps and 16 Gbps • Added support for PCIe L1-substate power management and Separate RefClk Independent SSC Architecture (SRIS) • Hard IP Link Layer Features <ul style="list-style-type: none"> • PCI Express Base Specification Revision 4.0 compliant including compliance with earlier PCI Express Specifications • Backward compatible with PCI Express 3.x, 2.x, 1.x • x8 PCI Express Lanes with support for bifurcation • Supported lane configurations: 1 × 8, 1 × 4, 1 × 2, 1 × 1
1.1.0	<ul style="list-style-type: none"> • PHY Configuration <ul style="list-style-type: none"> • Aggregation and bifurcation up to x4 lanes • Data rates of 2.5 Gbps and 5.0 Gbps • Selectable parallel data widths such as 8, 16, 32, and 64 • 8b/10b encoding at 2.5 Gbps and 5 Gbps • Adaptive and configurable RX Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalizer (DFE) • Adaptive and programmable TX equalization

IP Version	Summary of Changes
	<ul style="list-style-type: none"> • Extensive PMA debug capability through read/write and read-only registers in PCS • Register-based control of all PCS-to-PMA signals • A wide range of reference clock frequencies with optional fractional frequency correction capability • A wide range of divided clock frequencies for external-to-PHY usage with optional spread-spectrum clock (SSC) capability • Built-in, on-chip SSC generation and full configuration from –5000 to +5000 ppm • Test support features such as near-end loopback, PLL bypass modes, and others • Protocol-compatible features such as LOS, squelch, power modes, and others • Hard IP Link Layer Features <ul style="list-style-type: none"> • PCI Express Base Specification Revision 2.0 compliant including compliance with earlier PCI Express Specifications • Backward compatible with PCI Express 1.x • x4 PCI Express Lanes with support for bifurcation • Supported lane configurations: 1 × 4, 1 × 2, 1 × 1
1.0.1	<ul style="list-style-type: none"> • Supports Synthesis/Timing/Simulation • Supports Gen1/2 x1/x2/x4 Endpoint • Supports AXI-L/LMMI for config bus • Supports AXI-S/TLP interface for data bus • Supports Example Design simulation using QuestaSim (refer to IPUG for details) • Supports up to 8 PF with workaround (refer to IPUG or ED. To be addressed in 2023.2 SP1)

References

- [PCIe x8 IP Core User Guide \(FPGA-IPUG-02243\)](#)
- [Avant-G/X PCIe Host DMA Driver Software User Guide \(FPGA-TN-02405\)](#)
- [CertusPro-NX and Avant-G/X PCIe Basic Memory-Mapped Host Driver \(Non-DMA\) User Guide \(FPGA-TN-02387\)](#)
- [Avant-E web page](#)
- [Avant-G web page](#)
- [Avant-X web page](#)
- [PCI Express for Avant FPGAs web page](#)
- [Lattice Propel Builder software](#)
- [Lattice Radiant FPGA design software](#)
- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, please refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase



www.latticesemi.com