SPI Master Controller

Reference Design

FPGA-RD-02174-1.1

February 2020
Disclaimers
Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer’s responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice’s product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.
1. Introduction

The Serial Peripheral Interface (SPI) bus provides an industry standard interface between processors and other devices. This reference design documents a SPI Master Controller designed to provide an interface between a generic processor with parallel bus interface and external SPI devices. The SPI Master Controller can communicate with multiple off-chip SPI ports.

The data size of the SPI bus can be configured to either 16 or 32 bits. The design can also be configured to use an internal FIFO or not. The SPI Master Controller design supports all modes of CPOL and CPHA (00, 01, 10 and 11).

This design uses three pins (clock, data in and data out) plus one select for each slave device. A SPI is a good choice for communicating with low-speed devices that are accessed intermittently and transfer data streams rather than reading and writing to specific addresses. A SPI is an especially good choice if we can take advantage of its full-duplex capability for sending and receiving data at the same time.

This reference design is implemented in VHDL. The Lattice iCECube2™ Place and Route tool integrated with the Synplify Pro synthesis tool is used for the implementation of the design. The design uses an iCE40™ ultra low density FPGA and can be targeted to other iCE40 family members.

![Figure 1.1. Block Diagram](image-url)
2. Features

- Four SPI slave select lines based on address
- Provision for easy integration of any processor interface
- Compile time configurable features
  - CPOL and CPHA modes – 00, 01, 10, 11
  - Configurable SCLK period
  - Configurable setup, hold and time interval between two SPI transactions
- Parameterized data width
- User-configurable read and write data FIFOs
- P-XACT version 1.2 compliant

3. Functional Description

The SPI Master Controller provides an interface between the generic parallel processor with a generic processor interface bus and a SPI device.

On the internal side, the SPI has a parallel bus that connects the SPI master with a processor and other on-chip components. There are input pins for write enable and read enable, as well as pins for selection of CPOL and CPHA,
least-significant bit or most-significant bit first, transmitter and receiver ready signals, data and address bus, bus-to-input setup and hold cycles.

On the external side, the SPI master has a standard SPI bus interface:

- **SLCK (Serial Clock)** – Generated by the master to synchronize the data transfers
- **MISO (Master In, Slave Out)** – Transfers data going to the master from the slave
- **MOSI (Master Out, Slave in)** – Transfers data going from the master to the slave
- **SS_N (Slave Select)** – Asserted by the master to begin data transfer. There are four slave select outputs for selecting four different SPI slaves.

SPI master data samples from the MISO line depend upon the current bit count and CPOL/CPHA mode. A shift register on the receive data path converts serial-to-parallel conversion. Similar parallel-to-serial conversion takes place in the transmit data path.

4. **Signal Descriptions**

<table>
<thead>
<tr>
<th>Signal</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>i_sys_rst</td>
<td>1</td>
<td>Input</td>
<td>Asynchronous active low reset</td>
</tr>
<tr>
<td>i_sys_clk</td>
<td>1</td>
<td>Input</td>
<td>System clock</td>
</tr>
<tr>
<td>i_cmos</td>
<td>1</td>
<td>Input</td>
<td>Active low chip select</td>
</tr>
<tr>
<td>i_data</td>
<td>16</td>
<td>Input</td>
<td>Input data from the processor interface</td>
</tr>
<tr>
<td>i_wr</td>
<td>1</td>
<td>Input</td>
<td>Active low write enable</td>
</tr>
<tr>
<td>i_rd</td>
<td>1</td>
<td>Input</td>
<td>Active high read enable</td>
</tr>
<tr>
<td>o_data</td>
<td>16</td>
<td>Output</td>
<td>Output data to the processor interface</td>
</tr>
<tr>
<td>o_tx_ready</td>
<td>1</td>
<td>Output</td>
<td>Transmitter ready – Indicates additional data can be written</td>
</tr>
<tr>
<td>o_rx_ready</td>
<td>1</td>
<td>Output</td>
<td>Receiver ready – Indicates additional data can be read</td>
</tr>
<tr>
<td>o_tx_error</td>
<td>1</td>
<td>Output</td>
<td>Indicates error in transmission of data</td>
</tr>
<tr>
<td>o_rx_error</td>
<td>1</td>
<td>Output</td>
<td>Indicates error in received data</td>
</tr>
<tr>
<td>i_cpol</td>
<td>1</td>
<td>Input</td>
<td>Polarity of the clock</td>
</tr>
<tr>
<td>i_cpha</td>
<td>1</td>
<td>Input</td>
<td>Phase of the clock</td>
</tr>
<tr>
<td>i_lsb_first</td>
<td>1</td>
<td>Input</td>
<td>LSB sent first when ‘1’. MSB goes first when ‘0’.</td>
</tr>
<tr>
<td>i_slave_addr</td>
<td>2</td>
<td>Input</td>
<td>Slave address to select a slave device</td>
</tr>
<tr>
<td>i_spi_start</td>
<td>1</td>
<td>Input</td>
<td>Start SPI master transactions</td>
</tr>
<tr>
<td>i_setup_cycles</td>
<td>1</td>
<td>Input</td>
<td>SPIIM setup time in terms of i_sys_clk</td>
</tr>
<tr>
<td>i_hold_cycles</td>
<td>1</td>
<td>Input</td>
<td>SPIIM hold time in terms of i_sys_clk</td>
</tr>
<tr>
<td>i_tx2tx_cycles</td>
<td>1</td>
<td>Input</td>
<td>SPIIM interval between data transactions in terms of i_sys_clk</td>
</tr>
<tr>
<td>i_clk_period</td>
<td>1</td>
<td>Input</td>
<td>SCLK clock period in terms of i_sys_clk</td>
</tr>
<tr>
<td>o_mosi</td>
<td>1</td>
<td>Output</td>
<td>Serial data output from master</td>
</tr>
<tr>
<td>o_miso</td>
<td>1</td>
<td>Input</td>
<td>Serial data input to the master</td>
</tr>
<tr>
<td>o_slave_csn</td>
<td>4</td>
<td>Output</td>
<td>Slave select from master</td>
</tr>
<tr>
<td>o_sclk</td>
<td>1</td>
<td>Output</td>
<td>Serial clock is generated by the master</td>
</tr>
<tr>
<td>o_intr</td>
<td>1</td>
<td>Output</td>
<td>Interrupt output from SPI master</td>
</tr>
</tbody>
</table>
5. Design Module Description

To begin communication, the master first configures the clock using a frequency less than or equal to the maximum frequency the slave device supports. Such frequencies are commonly in the range of 1-70 MHz.

The master then pulls the slave select of the desired slave low based on the slave address and starts issuing the clock pulses.

6. SCLK Generation Module

The SCLK generation module generates the SPI Master clock, SCLK, based on input control signals (clock period, setup, hold time and SPI transaction to transaction interval) all expressed in terms of system clock cycle counts. This module is comprised of a simple FSM which enables clock generation, holding SCLK at low or high based on CPOL = 0 or CPOL = 1. It is also responsible for generating the chip select for the SPI slave, adhering to setup and hold times as well as the wait time between two transactions.

7. SPI Data Path

SPI data path samples the MISO line and drives the MOSI line based on the CPOL/CPHA modes as follows:

- At CPOL=0, the base value of the clock is zero
  - For CPHA=0, data is read on the clock’s rising edge and the data is changed on the falling edge
  - For CPHA=1, data is read on the clock’s falling edge and the data is changed on the rising edge
- At CPOL=1, the base value of the clock is one (inversion of CPOL=0)
  - For CPHA=0, data is read on the clock’s falling edge and the data is changed on the rising edge
  - For CPHA=1, data is read on the clock’s rising edge and the data is changed on the falling edge

The SPI Master module supports four modes: (CPOL, CPHA) = (00, 01, 10, 11). This module is responsible for sampling the MISO line and shifting the data based on the current bit count of the SPI transaction as well as the CPOL and CPHA modes. This module is also responsible for pushing bits of data on the MOSI line from a shift register based on bit counts and CPOL/CPHA modes.

During each SPI clock cycle, a full duplex data transmission occurs:

- The master sends a bit on the MOSI line; the slave reads it from that same line
- The slave sends a bit on the MISO line; the master reads it from that same line

While all four of these operations happen each cycle, they may not be used or required.

8. Write FIFO

This 16x16 FIFO is compile time configurable and stores data written by the processor. Before the SPI transactions take place, the data to be written to the slave device is written to the FIFO by the processor. The SPI Master Controller then reads data from this FIFO and sends it to the slave.

9. Read FIFO

This 16x16 FIFO is compile time configurable and stores data written by the slave device. The processor can read data from this FIFO after a SPI transaction.

Initialization Conditions

No user-specific initialization conditions, except that the i_sys_rst must be held low initially to bring up the design in the correct operating state.

9.1. Configurable Parameters

- FIFO_REQ – This Boolean parameter configures the FIFO usage.
• If TRUE, two 16x16 FIFOs are inferred
• If FALSE, no FIFOs are inferred
• DATA_SIZE – This parameter configures the data width of the SPI transaction. It can take two values:
  • 16 (default value)
  • 8 (in this case the higher eight bits of the data in the FIFO are filled with zeros)

10. Operation Sequence

If the parameter FIFO_REQ is set to ‘0’ then:
• A total of 16 transactions take place
• Four sets of data are used in the four transactions; each checks boundary conditions
• Four transactions each with CPOL/CPHA modes: 00, 01, 10 and 11
• Varying clock period, setup, hold delay and transaction intervals

Test procedure:
1. Write data to the SPI Master and set up CPOL and CPHA.
2. Set up the following parameters: clk_period, setup, hold, tx2tx cycles, LSB/MSB first modes and slave_addr.
3. Initiate SPI transactions by writing ‘1’ to SPI start of the SPI Master.
4. Wait for the transaction to complete and then read the data.
5. Repeat steps 2, 3, and 4 for four different clk_period, setup, hold, tx2tx cycles and slave_addr configurations.
6. Repeat steps 1-5 for four different sets of CPOL, CPHA and LSB/MSB first modes as well as the input data pattern to the SPI Master.
7. After these sequences, the simulation ends.

If the parameter FIFO_REQ is set to ‘1’ then 16 words are written to the FIFO before transactions are started.

Test procedure:
1. Set up CPOL and CPHA.
2. Set up the following parameters: clk_period, setup, hold, tx2tx cycles, LSB/MSB first modes and slave_addr.
3. Initiate SPI transactions by writing a ‘1’ to the SPI start of SPI Master.
4. Wait for the transaction to complete and then read the data.
5. Repeat steps 2, 3, and 4 for four different clk_period, setup, hold, tx2tx cycles and slave_addr configurations.
6. Repeat steps 1-5 for four different sets of CPOL, CPHA and LSB/MSB first modes as well as the input data pattern to the SPI Master
7. After these sequences, the simulation ends.
11. Timing Diagram

Figure 11.1. Timing Diagram

12. Simulation Waveforms

Figure 12.1. Simulation Waveforms
13. Implementation

This design is implemented in VHDL. When using this design in a different device, density, speed or grade, performance and utilization may vary.

Table 13.1. Performance and Resource Utilization

<table>
<thead>
<tr>
<th>Family</th>
<th>Language</th>
<th>Utilization (LUTs)</th>
<th>f_{MAX} (MHz)</th>
<th>I/Os</th>
<th>Architectural Resources</th>
</tr>
</thead>
<tbody>
<tr>
<td>iCE40 (^1)</td>
<td>VHDL</td>
<td>360</td>
<td>125</td>
<td>86</td>
<td>N/A</td>
</tr>
</tbody>
</table>

Note:
1. Performance utilisation characteristics are generated using iCE-40LP1K-CM121 with iCEcube2 design software.
References

- iCE40 Family Handbook
Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.
## Revision History

### Revision 1.1, February 2020

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>• Changed document number from RD1141 to FPGA-RD-02174.</td>
</tr>
<tr>
<td></td>
<td>• Updated document template.</td>
</tr>
<tr>
<td>Disclaimers</td>
<td>Added this section.</td>
</tr>
</tbody>
</table>

### Revision 1.0, October 2012

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>