SPI Flash Controller with Wear Leveling

Reference Design

FPGA-RD-02101-1.1

December 2019
Disclaimers
Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer’s responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice’s product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.
Contents
1. Introduction .................................................................................................................. 4
2. Features ....................................................................................................................... 4
3. Functional Description ............................................................................................... 4
4. Module Descriptions ................................................................................................... 6
   4.1. spi_ctrl_wb_int Module ....................................................................................... 6
   4.2. spi_wear_leveling Module .................................................................................. 8
   4.3. ReadWriteSPIWireData Module ....................................................................... 8
   4.4. UFM Module ....................................................................................................... 9
5. Operation Sequence ................................................................................................... 9
6. Timing Specifications .................................................................................................. 10
7. Implementation .......................................................................................................... 12
References ...................................................................................................................... 13
Technical Support Assistance ........................................................................................ 14
Revision History ............................................................................................................. 15

Figures
Figure 3.1. SPI Flash Controller with Wear Leveling Block Diagram .................................. 5
Figure 4.1. READ/WRITE of sector_erase_cnt_memory ............................................... 8
Figure 4.2. WRITE page_valid_pointer ........................................................................... 8
Figure 4.3. ReadWriteSPIWireData Operation State Machine ......................................... 9
Figure 6.1. Erase Number Memory READ/WRITE Waveform ...................................... 10
Figure 6.2. Logical-Physical Table Memory READ/WRITE Waveform .......................... 11
Figure 6.3. Page-Valid-Pointer Memory READ/WRITE Waveform .............................. 11
Figure 6.4. UFM READ/WRITE Waveform .................................................................. 11

Tables
Table 3.1. Pin Descriptions .............................................................................................. 6
Table 4.1. User Register Descriptions ........................................................................... 7
Table 7.1. Performance and Resource Utilization ........................................................... 12
1. Introduction

Flash memory has been widely used in embedded systems to support various functions in products like consumer electronics. How to effectively manage Flash memory and extend the service cycles of a Flash memory has become the challenge faced by designers.

The maximum number of erase cycles for each sector or block of Flash memory is close to 100,000. For most applications, a master device often accesses and updates a few specific sectors. These sectors can wear out in a short period of time while the rest of the sectors are still valid for applications. Such behavior significantly reduces the lifetime of Flash memory and impacts overall product cost. Wear leveling is a technique to extend the service cycles of Flash memory by averaging the number of accesses to each sector. As a result, the number of erase cycles is distributed among all the sectors, thus extending the life of each sector of the Flash memory.

This reference design implements the wear leveling control of data storage for SPI Flash memory. The CPU stores the number of erases, logic-map-physical table, and the valid page pointers into Embedded Block RAM (EBR) or User Flash Memory (UFM) to keep track of the SPI Flash memory usage. A WISHBONE bus is used to interface between the master device and the wear leveling controller.

2. Features

This design provides the following features to manage the SPI Flash sector usage:

- Configurable registers for command and data transfer
- Manages number of erases for each sector
- Manages logic-map-physical tables for the Flash memory
- Provides valid page pointers
- Supports SPI interface
- WISHBONE compliant

3. Functional Description

The wear leveling algorithm is composed of two parts, the dynamic algorithm and the static algorithm. The dynamic algorithm is used to manage frequently-used sectors. The static algorithm is used to manage the read-only sectors or sectors that are seldom updated.

In order to implement the algorithm, the controller must record the number of erases for every sector, provide the logic-map-physical table, keep track of the page valid pointers to the EBR memory, and process the information before the next operation.

This reference design works with a CPU or microcontroller to implement the wear leveling algorithm. The CPU stores the required data of the algorithm into the corresponding memory.

The targeted Flash memory in this design is the Numonyx® Forté™ M25P40 device, a serial Flash memory. The total size of the Flash memory is 4 Mbits. This memory is organized into eight sectors, each contains 256 pages. Each page is 256 bytes in size. This Flash device can be driven by a master controller with a SPI interface. This reference design implements a SPI Master Controller to interface the Flash memory.

The CPU configures the command register to trigger different operations. If a sector erase command is issued, the number of erases for the sector is incremented by 1, and this number is stored in EBR memory. At the same time, the page valid pointers are updated to indicate that all pages of that sector are invalid.

If a bulk-erase command is issued, the number of erases for every sector is read and the new number is recorded. If the page-program command is issued, the corresponding page pointer bit is updated to indicate a valid page. At the same time, the data is stored in the page-valid-memory. Before the page-program command is sent, the CPU must write the physical address to the corresponding memory.

Before the power is turned off, the CPU reads the information of the SPI sector/page usage from the EBR memory and writes to the UFM memory. At the next power-up, the data contained in the UFM will initialize the EBR memory automatically.
Figure 3.1. is a block diagram of the design.
Table 3.1. provides the pin descriptions for this reference design.

### Table 3.1. Pin Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Direction</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>wb_clk_i</td>
<td>Input</td>
<td>1</td>
<td>WISHBONE clock input</td>
</tr>
<tr>
<td>wb_rst_i</td>
<td>Input</td>
<td>1</td>
<td>WISHBONE reset input, active-high synchronous reset signal</td>
</tr>
<tr>
<td>wb_adr_i</td>
<td>Input</td>
<td>8</td>
<td>WISHBONE input address bits</td>
</tr>
<tr>
<td>wb_dat_i</td>
<td>Input</td>
<td>8</td>
<td>WISHBONE input data to the core</td>
</tr>
<tr>
<td>wb_dat_o</td>
<td>Output</td>
<td>8</td>
<td>WISHBONE output data from the core</td>
</tr>
<tr>
<td>wb_we_i</td>
<td>Input</td>
<td>1</td>
<td>WISHBONE input write enable signal</td>
</tr>
<tr>
<td>wb_stb_i</td>
<td>Input</td>
<td>1</td>
<td>WISHBONE input strobe signal</td>
</tr>
<tr>
<td>wb_ack_o</td>
<td>Output</td>
<td>1</td>
<td>WISHBONE output bus cycle acknowledge output</td>
</tr>
<tr>
<td>spiClkOut</td>
<td>Output</td>
<td>1</td>
<td>SPI clock, clock speed configurable</td>
</tr>
<tr>
<td>spiDataIn</td>
<td>Input</td>
<td>1</td>
<td>SPI serial data from slave</td>
</tr>
<tr>
<td>spiDataOut</td>
<td>Output</td>
<td>1</td>
<td>SPI serial data to slave</td>
</tr>
<tr>
<td>spiCsn</td>
<td>Output</td>
<td>1</td>
<td>SPI Flash device chip select</td>
</tr>
</tbody>
</table>

### Generic Functions

| ufm_sel   | Input     | 1     | Switch signal used to select the UFM IP. Must be set to `1` to write UFM memory. |

### 4. Module Descriptions

This reference design can be divided into four modules:

- spi_ctrl_wb_int
- spi_wear_leveling
- readWriteSPIWireData
- UFM

#### 4.1. spi_ctrl_wb_int Module

The spi_ctrl_wb_int module is used for the reading and writing of all user registers. According to the configuration command, this module can generate different control signals to trigger different SPI Flash operations. The CPU reads the status register and the corresponding data registers to determine the wear leveling of each sector. This reference design includes 20 registers. Table 4.1. provides a list of the register descriptions.
### Table 4.1. User Register Descriptions

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Address</th>
<th>Width</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>command</td>
<td>0x77</td>
<td>8</td>
<td>Read/Write</td>
<td>Command register. Users can write to this register to transmit command code.</td>
</tr>
<tr>
<td>logical_addr_m</td>
<td>0x78</td>
<td>8</td>
<td>Read/Write</td>
<td>Logical address for the middle byte register.</td>
</tr>
<tr>
<td>logical_addr_h</td>
<td>0x79</td>
<td>8</td>
<td>Read/Write</td>
<td>Logical address for the high byte register. This register and the logical_addr_m register form one logical page address.</td>
</tr>
<tr>
<td>physical_addr_l</td>
<td>0x80</td>
<td>8</td>
<td>Read/Write</td>
<td>Physical address for low byte registers. This register, physical_addr_m and physical_addr_h comprise one byte accession address.</td>
</tr>
<tr>
<td>physical_addr_m</td>
<td>0x81</td>
<td>8</td>
<td>Read/Write</td>
<td>Physical address for middle byte registers.</td>
</tr>
<tr>
<td>physical_addr_h</td>
<td>0x82</td>
<td>8</td>
<td>Read/write</td>
<td>Physical address for high byte registers. This register and the physical_addr_m register comprise one physical page address.</td>
</tr>
<tr>
<td>write_data</td>
<td>0x83</td>
<td>8</td>
<td>Read/Write</td>
<td>Write data registers. The CPU can configure this register to transfer a data byte to SPI Flash memory.</td>
</tr>
<tr>
<td>erase_times_mem_rd</td>
<td>0x084</td>
<td>8</td>
<td>Read/Write</td>
<td>Erasing sector memory reading register. The user can configure this register to generate a read address and read enable signal for erasing memory. The eighth bit is the read enable bit. The first, second and third bits comprise the read address for erasing memory.</td>
</tr>
<tr>
<td>page_valid_addr</td>
<td>0x85</td>
<td>8</td>
<td>Read/Write</td>
<td>This register is configured to generate reading address of page-valid-pointer memory. 0x00<del>0x1F: These addresses are used for reading pages of the first sector. The lowest bit in the address, 0x00, denotes the valid first page of the first sector. The highest bit in the address, 0x1F, denotes the valid last page of the first sector. ... 0xEF</del>0xFF: These addresses are used for reading pages of the eighth sector. The lowest bit in the address, 0xEF, denotes the valid first page of the eighth sector. The highest bit in the address, 0xFF, denotes the valid last page of the eighth sector.</td>
</tr>
<tr>
<td>page_valid_rden</td>
<td>0x86</td>
<td>8</td>
<td>Read/Write</td>
<td>This register is used to generate the read enable signal of the page valid pointer.</td>
</tr>
<tr>
<td>SPI_Clk_delay</td>
<td>0x87</td>
<td>8</td>
<td>Read/Write</td>
<td>This register is used to generate the SPI clock.</td>
</tr>
<tr>
<td>RxDataOut</td>
<td>0x88</td>
<td>8</td>
<td>Read</td>
<td>This register is used for sending the SPI data to the CPU.</td>
</tr>
<tr>
<td>erase_mem_rdata</td>
<td>0x89</td>
<td>8</td>
<td>Read</td>
<td>This register is used for sending the low byte number of erases to the CPU.</td>
</tr>
<tr>
<td>erase_mem_rdata</td>
<td>0x90</td>
<td>8</td>
<td>Read</td>
<td>This register is used for sending the middle byte number of erases to the user.</td>
</tr>
<tr>
<td>erase_mem_rdata</td>
<td>0x91</td>
<td>8</td>
<td>Read</td>
<td>This register is used for sending the high byte number of erases to the user.</td>
</tr>
<tr>
<td>command_valid</td>
<td>0x92</td>
<td>8</td>
<td>Read/Write</td>
<td>This register is used to indicate whether the current command should be transmitted to the SPI Flash.</td>
</tr>
<tr>
<td>phy_addr_rdata</td>
<td>0x93,0x94</td>
<td>8</td>
<td>Read</td>
<td>This register is used for sending the low byte of the physical page address to the user.</td>
</tr>
<tr>
<td>rd_page_data</td>
<td>0x95</td>
<td>8</td>
<td>Read</td>
<td>This register is used for sending the page valid pointer to the user.</td>
</tr>
<tr>
<td>status</td>
<td>0xFF</td>
<td>8</td>
<td>Read</td>
<td>This is the read-only register that indicates the status of activities between the CPU and the SPI Flash.</td>
</tr>
</tbody>
</table>
4.2. spi_wear_leveling Module

The spi_wear_leveling module manages three EBR memories. The erase numbers for all sectors are stored in sector_erase_cnt_memory. The logical-map-physical table is stored in phy_addr_mem. The page valid pointer of every sector is stored in page_valid_mem. The READ/WRITE operation of sector_erase_cnt_memory is triggered by the erase command. The address of this memory corresponds to the sector number of the M25P40 device. The number of erases is stored into the corresponding address. The flow of these operations shown in Figure 4.1.

Figure 4.1. READ/WRITE of sector_erase_cnt_memory

There are 2,048 pages in the selected SPI Flash device. The physical page address is 11 bits in length and is stored as two bytes of data. The address of this memory is the logical address. The physical address is the data to be stored in this memory. The page_valid_mem register is used to store the page-valid-pointer data. Once a page is written by the user, the corresponding page-valid-pointer bit is updated to ‘1’. Once the sector is erased, all pages of that sector are invalid and the corresponding page pointers are updated to all ‘0’. The user can read this memory to learn about the status of every page. The flow of these operations is shown in Figure 4.2.

Figure 4.2. WRITE page_valid_pointer

4.3. ReadWriteSPIWireData Module

This module acts as a SPI Flash Memory Controller. The serial interface transmits and receives the serial bit to/from the SPI Flash. Figure 4.3 is the readWriteSPIWireData module state machine.
4.4. UFM Module

UFM-hardened IP is built into Lattice MachXO2™ devices. The WISHBONE interface is used to control the transfer of commands to the UFM memory.

5. Operation Sequence

1. Sector Erase Operation
   a. Write the command_valid register (8'h14) with 0x01.
   b. Write the command register with 0xD8.
   c. Read the status register to judge whether the 0xD8 instruction has been transmitted.
   d. Write the middle byte of the physical address with the expected address.
   e. Read the status register to judge whether the mid byte address has been transmitted.
   f. Write the high byte of the physical address with the expected address.
   g. Read the status register to judge whether the high byte address has been transmitted.
   h. Update the page valid pointer of the erased sector.
   i. Read the erased number of the latest sector to determine whether the data has been updated.
   j. Write the command_valid register (8'h14) with 0x00.
2. **Bulk Erase Operation**
   a. Write the command_valid register (8’h14) with 0x01.
   b. Write the command register with 0xC7.
   c. Read the status register to judge whether the 0xC7 instruction has been transmitted.
   d. Read the erased number of all sectors to determine whether the data has been updated.
   e. Write the command_valid register (8’h14) with 0x00.

3. **Page Program Operation**
   a. Update the logical-map-physical table.
   b. Write the command_valid register (8’h14) with 0x01.
   c. Write the command register with 0x02.
   d. Write the low byte address of the expected physical address.
   e. Read the status register to determine whether the 0x02 instruction has been transmitted.
   f. Write the mid byte address of the expected physical address.
   g. Read the status register to determine whether the 0x02 instruction has been transmitted.
   h. Write the high byte address of the expected physical address.
   i. Read the status register to determine whether the 0x02 instruction has been transmitted.
   j. Update the page valid memory.
   k. Write the data register with the expected data.
   l. Read the page-valid memory to determine the status of the latest written pages.
   m. Write the command_valid register (8’h14) with 0x00.

4. **UFM Operation**
   For information on the operation of the UFM IP, refer to *Using User Flash Memory and Hardened Control Functions in MachXO2 Devices (FPGA-TN-02162)*.

5. **Timing Specifications**

   ![Figure 6.1. Erase Number Memory READ/WRITE Waveform](image-url)
Figure 6.2. Logical-Physical Table Memory READ/WRITE Waveform

Figure 6.3. Page-Valid-Pointer Memory READ/WRITE Waveform

Figure 6.4. UFM READ/WRITE Waveform
7. Implementation

Table 7.1. Performance and Resource Utilization

<table>
<thead>
<tr>
<th>Device Family</th>
<th>Language</th>
<th>Speed Grade</th>
<th>I/Os</th>
<th>f\text{MAX}(MHz)</th>
<th>Utilization (LUTs)</th>
<th>Architecture Resources</th>
</tr>
</thead>
<tbody>
<tr>
<td>MachXO2*</td>
<td>Verilog</td>
<td>-5</td>
<td>37</td>
<td>&gt; 24</td>
<td>359</td>
<td>7 EBRs</td>
</tr>
</tbody>
</table>

*Note: Performance and utilization characteristics are generated using LCMXO2-1200HC-STG100CES, with Lattice Diamond™ 1.1 and isp-LEVER® 8.1 SP1 design software. When using this design in a different device, density, speed, or grade, performance and utilization may vary.
References

- Using User Flash Memory and Hardened Control Functions in MachXO2 Devices (FPGA-TN-02162)
- Numonyx Forté Serial Flash Memory M25P40 Data Sheet
- SD Flash Controller (FPGA-RD-02125)
Technical Support Assistance
Submit a technical support case through www.latticesemi.com/techsupport.
### Revision History

**Revision 1.1, December 2019**

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>• Changed document number from RD1102 to FPGA-RD-02101.</td>
</tr>
<tr>
<td></td>
<td>• Updated document template.</td>
</tr>
<tr>
<td>Disclaimers</td>
<td>Added this section.</td>
</tr>
</tbody>
</table>

**Revision 1.0, November 2010**

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>