I2C Slave to SPI Master Bridge

Reference Design

FPGA-RD-02111-1.2

December 2019
Disclaimers
Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer’s responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice’s product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.
Contents
1. Introduction .................................................................................................................. 4
2. Features ....................................................................................................................... 4
3. Functional Description ............................................................................................... 4
4. Design Module Description ....................................................................................... 5
   4.1. I2C Slave Interface ............................................................................................. 5
   4.2. I2C Data Bus Transaction .................................................................................. 5
   4.3. SPI Read and Write ............................................................................................ 7
5. Test Bench Description .............................................................................................. 8
6. Implementation .......................................................................................................... 10
Technical Support Assistance ....................................................................................... 11
Revision History ............................................................................................................ 12

Figures
Figure 3.1. I2C Slave to SPI Master Bridge Block Diagram ............................................. 4
Figure 4.1. I2C Slave Address ...................................................................................... 5
Figure 4.2. Data Format During an I2C Master Write Transmission ............................... 5
Figure 4.3. Configure SPI Master Interface Operation ................................................... 6
Figure 4.4. I2C Master Write Data .............................................................................. 6
Figure 4.5. I2C Master Clear Interrupt ....................................................................... 7
Figure 4.6. I2C Master Read Data .............................................................................. 7
Figure 4.7. I2C Master Write Data .............................................................................. 7
Figure 4.8. Data Appears on the MOSI_MASTER Pin .................................................. 8
Figure 5.1. I2C Master Sends Configure SPI Master Interface Command ....................... 8
Figure 5.2. I2C Master Issues STOP, Data Transfer on SPI Bus .................................. 8
Figure 5.3. I2C Master Clear Interrupt ....................................................................... 9
Figure 5.4. I2C Master Read Data .............................................................................. 9

Tables
Table 3.1. I2C Slave to SPI Master Bridge Design Signal Descriptions .......................... 5
Table 4.1. Command Functions .................................................................................... 6
Table 4.2. Bit Allocation of Configuration Data Byte ...................................................... 6
Table 4.3. Parameters I2C_SLAVE_ADDRESS and CLCOK_SEL ................................. 8
Table 6.1. Performance and Resource Utilization .......................................................... 10
1. Introduction

I²C and SPI are the two widely-used bus protocols in today’s embedded systems. The I²C bus has a minimum pin count requirement and therefore a smaller footprint on the board. The SPI bus provides a synchronized serial link with performance in MHz range. As embedded systems are required to support an increasing number of protocols and interfaces, bridge designs targeting popular protocols provide solutions to reduce development time and cost. This reference design implements an I²C slave to SPI master bridge. It serves as an interface between the standard I²C bus of a microcontroller and a SPI bus. This allows the microcontroller to communicate directly with the SPI bus through its I²C bus.

2. Features

The I²C Slave to SPI Master Bridge design includes the features listed below:
- I²C bus slave interface
- Configurable 7-bit I²C slave addressing mode
- 128-byte data buffer
- SPI master interface supporting SPI clocking modes 0, 1, 2, 3
- Configurable SPI serial clock (SCLK) frequency
- Up to five SPI slave select outputs
- Active low interrupt output

3. Functional Description

The functional block diagram of the I²C Slave to SPI Master Bridge design is shown in Figure 3.1. This design operates as an I²C slave and an SPI master. It receives commands from the I²C master and writes or reads data to and from the SPI slave, depending on the command received.

![Figure 3.1. I²C Slave to SPI Master Bridge Block Diagram](image-url)
Table 3.1. I²C Slave to SPI Master Bridge Design Signal Descriptions

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Signal</th>
<th>Active State</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>Input</td>
<td>N/A</td>
<td>System clock signal</td>
</tr>
<tr>
<td>XRESET</td>
<td>Input</td>
<td>High</td>
<td>Asynchronous system reset signal</td>
</tr>
<tr>
<td>intn</td>
<td>Output</td>
<td>Low</td>
<td>Interrupt signal. When active, this signal indicates that the SPI master has finished the read or write operation.</td>
</tr>
</tbody>
</table>

I²C Slave Interface

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Signal</th>
<th>Active State</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>scl_in</td>
<td>Input</td>
<td>N/A</td>
<td>I²C bus clock</td>
</tr>
<tr>
<td>sda</td>
<td>Inout</td>
<td>N/A</td>
<td>I²C bus data</td>
</tr>
</tbody>
</table>

SPI Master Interface

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Signal</th>
<th>Active State</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCLK_MASTER</td>
<td>Output</td>
<td>N/A</td>
<td>SPI clock</td>
</tr>
<tr>
<td>MOSI_MASTER</td>
<td>Output</td>
<td>N/A</td>
<td>SPI data bus – master out, slave in</td>
</tr>
<tr>
<td>MISO_MASTER</td>
<td>Input</td>
<td>N/A</td>
<td>SPI data bus – master in, slave out</td>
</tr>
<tr>
<td>SS_N_MASTER</td>
<td>Output</td>
<td>Low</td>
<td>SPI slave select output</td>
</tr>
</tbody>
</table>

4. Design Module Description

The design is implemented in three sections within a single module; the I²C slave interface, the data buffer, and the SPI master interface.

4.1. I²C Slave Interface

The I²C Slave to SPI Master Bridge design has a 7-bit I²C slave address (Figure 4.1.). This address is defined by the parameter I2C_SLAVE_ADDRESS (Table 4.3.). The first seven bits of the first byte sent by the I²C master after a start condition are the I²C slave address. The eighth bit determines the direction of the message. A ‘0’ in the least significant position of the first byte indicates a write operation from the I²C master to the I²C slave. A ‘1’ in this position indicates a read operation on the I²C bus.

![Figure 4.1. I²C Slave Address](image)

4.2. I²C Data Bus Transaction

The command byte is the first byte to follow the 7-bit slave address during an I²C master write transmission (see Figure 4.2. and Table 4.1.). The command byte from the I²C master determines the operation on the I²C bus. Depending on the command, 1 to 128 data bytes will follow.

![Figure 4.2. Data Format During an I²C Master Write Transmission](image)
Table 4.1. Command Functions

<table>
<thead>
<tr>
<th>Command ID</th>
<th>Function</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0x01</td>
<td>Configures the SPI master interface</td>
<td></td>
</tr>
<tr>
<td>0x02</td>
<td>I2C master writes data to the I2C slave to SPI master bridge</td>
<td></td>
</tr>
<tr>
<td>0x03</td>
<td>I2C master clears interrupt signal</td>
<td></td>
</tr>
</tbody>
</table>

Configure SPI Master Interface – Command ID 0x01

Before the I2C master communicates with the SPI slave, the I2C master must configure the SPI master interface. The I2C master can change the SPI master interface operation mode, data direction and SPI slave selection by sending a ‘Configure SPI master interface’ command.

The command ID to configure the SPI master interface is 0x01. If the configure SPI master interface command (0x01) is sent, the following data byte will define the SPI communication interface (see Figure 4.3. and Table 4.2.).

<table>
<thead>
<tr>
<th>Bit</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Symbol</td>
<td>SS4</td>
<td>SS3</td>
<td>SS2</td>
<td>SS1</td>
<td>SS0</td>
<td>DIRECTION</td>
<td>CPHA</td>
<td>CPOL</td>
</tr>
<tr>
<td>Reset Value</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

The clock polarity (CPOL) and clock phase (CPHA) determine which edge of the SPI clock signal will be used to drive or receive data. The SPI master and slave must agree to use the same clock polarity and clock phase mode for communication. This design supports all four SPI clock polarity and clock phase modes.

The bit DIRECTION specifies whether the most significant bit or least significant bit is first on the SPI bus. Logic level ‘0’ of this bit indicates the MSB of the data to be transmitted first. Otherwise, the LSB of the data is transmitted first. SS4 to SS0 contains the Slave Select (SS) signals to be used for transmission on the SPI bus. Five Slave Select lines can be used in this design. SS4 corresponds to pin SS_N_MASTER_4, SS3 corresponds to pin SS_N_MASTER_3, and so on.

There is no restriction on the number or combination of Slave Select lines that can be enabled for a SPI transmission. If more than one SS_N_MASTER pin is enabled at a time, the user should be aware of possible contention on the data outputs of the SPI slave devices.

I2C Master Write Data – Command ID 0x02

When the command byte 0x02 is sent, the I2C master can start to write data to the SPI slave. 1 to 128 bytes of data can follow this command byte (see Figure 4.4.).

This design places the data received from the I2C master into a data buffer and continues loading the data buffer until a STOP condition on the I2C bus is received. The first data from the I2C master is loaded into the location with address 0 in the data buffer, the second is loaded into address 1, and so on. The data buffer is 128 bytes deep to accommodate the maximum number of data bytes.
Once the I2C slave interface receives the command 0x02 and the STOP condition on the I2C bus is detected, the SPI master interface will read data beginning with address 0 of the data buffer and write to the SPI slave through the pin MOSI_MASTER. Meanwhile, the SPI master interface reads data from the SPI slave through the pin MISO_MASTER and loads to the location with the corresponding data buffer address. After the STOP condition of the I2C bus is detected, further communication on the I2C bus will not be acknowledged until the communication is complete. Once the SPI communication is complete, the pin intn is active. At this time, the I2C master can resume communication on the I2C bus.

I2C Master Clear Interrupt – Command ID 0x03
An interrupt is generated after the SPI transmission is complete. This interrupt can be cleared if the I2C master sends a ‘Clear Interrupt’ command. This command ID is 0x03 (Figure 4.5).

I2C Master Read Data – No Command ID
I2C read data requires no Command ID. The I2C slave address with the read/write bit set to a ‘1’ will cause the I2C slave interface to send the data buffer contents to the I2C master (see Figure 4.6). The data buffer contents are not modified during the I2C master read process.

The first data sent to the I2C master is the content of address 0 in the data buffer, followed by the content of address 1, and so on, until the STOP condition is detected. If the number of I2C master read data is more than 128, then the 129th data sent to the I2C master is the content of address 0 in the data buffer. This is repeated until a STOP condition is detected on the I2C bus.

4.3. SPI Read and Write
Data in the data buffer will be sent to the SPI slave if the Command ID is 0x02 and the STOP condition of the I2C bus is detected. The data on the MOSI_MASTER pin is the same information as the I2C bus data without the I2C slave address and Command ID. For example, if the message shown in Figure 4.7. is transmitted on the I2C bus, the SPI master will send data to the SPI slave shown in Figure 4.8.
This design counts data bytes received from the I2C master and sends the same number of bytes to the SPI slave. As the SPI master interface sends data through the MOSI_MASTER pin, it also reads data from the MISO_MASTER pin and saves it in the data buffer. Therefore, the data in the buffer is overwritten by the data received from the MISO_MASTER pin. The data in the data buffer can then be read back by the I2C master.

The SPI master interface generates SCLK to synchronize the SPI data transfers and SCLK is only available during the data transfer. SCLK is derived from the system clock, CLK, by dividing the frequency. The divisor is determined by the parameter CLOCK_SEL (see Table 4.3).

Table 4.3. Parameters I2C_SLAVE_ADDRESS and CLCOK_SEL

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2C_SLAVE_ADDRESS</td>
<td>Specifies the I2C slave address</td>
<td></td>
</tr>
<tr>
<td>CLOCK_SEL</td>
<td>Specifies the factor for deriving SCLK from the system clock, clk. SCLK is derived using the following equation: SCLK=clk/2*(CLOCK_SEL+1)</td>
<td>0 to 255</td>
</tr>
</tbody>
</table>

The SCLK polarity and SCLK phase depends on the setting of CPOL and CPHA. Whether the most significant bit or least significant bit is first on the SPI bus depends on the value of the DIRECTION bit. During the SPI data transfer, pins SS_N_MASTER_4 to SS_N_MASTER_0 are set to the corresponding values of SS4 to SS0, otherwise these pins are set to be inactive.

5. Test Bench Description

The I2C Slave to SPI Master Bridge design is simulated using an I2C master module and a SPI slave module. The I2C master module contains several tasks to emulate the Configure SPI Master Interface command, I2C Master Write Data command, I2C Master Clear Interrupt command and I2C Master Read command. The SPI slave module emulates the responses of a SPI slave device. The simulation result shown below is based on the RTL simulation of the design.

Figure 4.8. Data Appears on the MOSI_MASTER Pin

Figure 5.1. I2C Master Sends Configure SPI Master Interface Command

Figure 5.2. I2C Master Issues STOP, Data Transfer on SPI Bus
Figure 5.3. I2C Master Clear Interrupt

Figure 5.4. I2C Master Read Data
6. Implementation

Table 6.1. Performance and Resource Utilization

<table>
<thead>
<tr>
<th>Device Family</th>
<th>Language</th>
<th>Speed Grade</th>
<th>Utilization (LUTs)</th>
<th>$f_{MAX}$ (MHz)</th>
<th>Architecture Resources</th>
</tr>
</thead>
<tbody>
<tr>
<td>MachXO™ 2</td>
<td>Verilog</td>
<td>-3</td>
<td>215</td>
<td>&gt;40</td>
<td>1 EBR</td>
</tr>
<tr>
<td></td>
<td>VHDL</td>
<td>-3</td>
<td>213</td>
<td>&gt;40</td>
<td>1 EBR</td>
</tr>
<tr>
<td>Platform Manager™ 3</td>
<td>Verilog</td>
<td>-3</td>
<td>421</td>
<td>&gt;40</td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td>VHDL</td>
<td>-3</td>
<td>424</td>
<td>&gt;40</td>
<td>N/A</td>
</tr>
</tbody>
</table>

Notes:
1. The MachXO implementation uses embedded RAM whereas the Platform Manager implementation uses distributed RAM.
2. Performance and utilization characteristics are generated using LCMXO1200C-3T100C with Lattice Diamond™ 1.1 or ispLEVER® 8.1 SP1 software. When using this design in a different device, density, speed, or grade, performance and utilization may vary.
3. Performance and utilization characteristics are generated using LPTM10-1247-3TG128CES, with Lattice ispLEVER 8.1 SP1 software. When using this design in a different device, density, speed, or grade, performance and utilization may vary.
**Technical Support Assistance**

Submit a technical support case through [www.latticesemi.com/techsupport](http://www.latticesemi.com/techsupport).
## Revision History

### Revision 1.2, December 2019

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
</table>
| All     | • Changed document number from RD1094 to FPGA-RD-02111.  
          | • Updated document template. |
| Disclaimers | Added this section. |

### Revision 1.1, December 2010

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
</table>
| Implementation | • Added support for the Platform Manager device family.  
                  | • Added support for Lattice Diamond design software. |

### Revision 1.0, June 2010

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>