



Sil9437/Sil9438 Product Qualification Summary

Lattice Document # MS-200028 April 2020

TITLE: Sil9437/Sil9438 Product Qualification Summary		
Document No: MS- 200028	Rev: D	Page 1 of 11

Table of Contents

REVISION HISTORY	ERROR! BOOKMARK NOT DEFINED.
REFERENCE DOCUMENTS	ERROR! BOOKMARK NOT DEFINED.
STANDARD QUALIFICATION AND REFERENCE DOCUMENTS	3
TECHNOLOGY QUALIFICATION DATA FOR SII9437/SII9438 PRODUCT	4
PRODUCT LIFE DATA.....	4
1.1 High Temperature Operating Life Test Data: HTOL.....	4
PRODUCT LIFE CALCULATION DATA.....	4
ESD AND LATCH UP DATA	5
1.2 Electrostatic Discharge-Human Body Model Data: HBM	5
1.3 Electrostatic Discharge-Machine Model Data: MM.....	5
1.4 Electrostatic Discharge-Charged Device Model Data: CDM	6
1.5 Latch-Up Data: LU.....	6
PACKAGE QUALIFICATION DATA FOR SII9437/SII9438	7
1.6 Package Data	7
1.7 Package Qualification Testing.....	8
1.7.1 Surface Mount Preconditioning Data: SMPC	8
1.7.2 Temperature Cycling Data: T.C.	8
1.7.3 Unbiased HAST Data: uHAST	9
1.7.4 Temperature Humidity Bias Data: THB.....	10
1.7.5 High Temperature Storage Life Data: HTSL	11

STANDARD QUALIFICATION AND REFERENCE DOCUMENTS

Table#1

Description	Abv.	reference	Condition	Test Intervals	Sample Size
High Temperature Operating Life	HTOL	JESD22-A108	Tj=Not to exceed 150°C at 1.1XVdd For 1000 hours	0, 168, 500 & 1000 Hrs	3 lot x 77 units
Human Body Model	HBM	JS-001-2014	+/- 2000V	Before & after stress	3 lot x 3 units
Charge Device Model	CDM	JS-002-2014	+/- 500V	Before & after stress	3 lot x 3 units
Machine Model	MM	JESD22-A115	+/- 200V	Before & after stress	3 lot x 3 units
Latch Up	LU	JESD78	200mA Current injection & power supply overvoltage tests	Before & after stress	3 lot x 3 units
Preconditioning before: THB, HAST, TC, & UHAST	PC	IPC/JEDEC J- STD- 020D.1/JESD22- A113	JEDEC MSL Level 3 Reflow Peak Temp 260 °C	Before & after stress with C-Sam on 100% Units	Sufficient for stress test coverage
High Temperature Storage Life	HTSL	JESD22-A103	150 °C for 1000 Hrs	0, 168, 500 & 1000 Hrs	3 lots x 77 units
Accelerated Moisture Resistance - unbiased HAST	uHAST	JESD22-A102	130°C / 85% R.H / 33.3 psia for 96Hrs or 110°C / 85% R.H / 17.7 psia for 264Hrs	0, 96 Hrs or 0, 264 Hrs	3 lot x 77 units
Temperature- Humidity-Bias Life Test	THBT	JESD22-A101	85°C/85% RH with bias 1000 Hrs	0, 168, 500 & 1000Hrs	3 lots x 25 or 77 units
Temperature Cycling	TCT	JESD22-A104	-65°C to +150°C 1000 cycles or -55°C to +125°C 100, 700 cycles	0, 500 & 1000 cycles or 0, 100, 700 cycles	3 lot x 77 units

TECHNOLOGY QUALIFICATION DATA FOR SII9437/SII9438 PRODUCT

Product Family: SiI9437/SiI9438

Packages offered: 32 QFN

Process Technology Fab: TSMC Fab14

Process Technology Node: 130nm GP Process

Wafer Size: 8 inches

Die Size: X: 2.220mm; Y: 2.120mm

PRODUCT LIFE DATA

1.1 High Temperature Operating Life Test Data: HTOL

The High Temperature Operating Life test is used to thermally accelerate those wear out and failure mechanisms that would occur as a result of operating the device continuously in a system application. Consistent with JESD22-A108 "Temperature, Bias, and Operating Life", the device is continuously exercised at specified voltages.

Life Test Conditions: LFR

Stress Duration: 1000 hours

Stress Conditions: Max-operating supplies, Ambient = 125°C

Stress Conditions: Max-operating supplies * 1.2, Ambient = 125°C (*)

Method: JESD22-A108

Rev. ID	Lot #	168hrs			500hrs			1000hrs		
		Rej.	Qty.	Note	Rej.	Qty.	Note	Rej.	Qty.	Note
0.0	P6V65.6Q	0	78		0	78		0	N/A	
0.1	P6V654.8	0	79		0	79		0	79	
0.1	A8206N05+008	0	77		0	77		0	77	
0.1	A8316N01	0	77		0	77		0	77	
0.1	P6V65410	0	77		0	77		0	77	
0.1	A9106N01 (*)	0	77		0	77		0	77	
0.1	A9056N03 (*)	0	77		0	77		0	77	
0.1	A8506N01 (*)	0	77		0	77		0	77	
Total		0	619		0	619		0	541	

PRODUCT LIFE CALCULATION DATA

Cumulative Life Testing Device Hours = 541,000

FIT Rate = 22 FIT

FIT Assumptions: CL=60%, AE=0.7eV, Tjref=55C

Life Test Conditions: ELFR

Stress Duration: 48 hours

Stress Conditions: Max-operating supplies, Ambient = 125°C

Method: JESD22-A108

Rev. ID	Lot #	48hrs		
		Rej.	Qty.	Note
0.1	A9216N02	0	1000	
0.1	A9106N01	0	1000	
0.1	A9236N01	0	1000	
Total		0	3000	

ESD AND LATCH UP DATA

1.2 Electrostatic Discharge-Human Body Model Data: HBM

The SiI9437/SiI9438 product was tested per the JS-001-2014 Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM) standard.

All units were tested at room ambient prior to and after reliability stress. No failures were observed within the passing classification.

SiI9437/SiI9438 ESD-HBM:

Rev. ID	Lot #	Voltage Level	Rej.	Qty.	Note
0.0	P6V65.6Q	2000V	0	3	
0.1	P6V654.8	2000V	0	3	
0.1	A9236N01	2000V	0	3	
0.1	A9216N02	2000V	0	3	
0.1	A9056N03	2000V	0	3	

HBM classification per JS-001-2014 is CLASS 2.

All HBM levels indicated are dual-polarity (\pm).

1.3 Electrostatic Discharge-Machine Model Data: MM

The SiI9437/SiI9438 product was tested per the JESD22-A115 Electrostatic Discharge (ESD) Sensitivity Testing Machine Model (MM) standard.

All units were tested at room ambient prior to and after reliability stress. No failures were observed within the passing classification.

SiI9437/SiI9438 ESD MM:

Rev. ID	Lot #	Voltage Level	Rej.	Qty.	Note
0.0	P6V65.6Q	200V	0	3	
0.1	P6V654.8	200V	0	3	

All MM levels indicated are dual-polarity (\pm).

1.4 Electrostatic Discharge-Charged Device Model Data: CDM

The SiI9437/SiI9438 product was tested per the JS-002-2014 Field-Induced Charged-Device Model Test standard.

All units were tested at room ambient prior to and after reliability stress. No failures were observed within the passing classification.

SiI9437/SiI9438 ESD CDM:

Rev. ID	Lot #	Voltage Level	Rej.	Qty.	Note
0.0	P6V65.6Q	500V	0	3	
0.1	P6V654.8	500V	0	3	
0.1	A9236N01	500V	0	3	
0.1	A9216N02	500V	0	3	
0.1	A9056N03	500V	0	3	

CDM classification per JS-002-2014 is CLASS C2a.

All CDM levels indicated are dual-polarity (\pm).

1.5 Latch-Up Data: LU

The SiI9437/SiI9438 product was tested per the JESD78D IC Latch-up Test standard.

All units were tested at room ambient prior to and after reliability stress. No failures were observed within the passing classification.

Rev. ID	Lot #	I-Test	Rej.	Qty.	Note
0.0	P6V65.6Q	+/-200mA	0	3	
0.1	P6V654.8	+/-200mA	0	3	
0.1	A9236N01	+/-200mA	0	3	
0.1	A9216N02	+/-200mA	0	3	
0.1	A9056N03	+/-200mA	0	3	

Rev. ID	Lot #	Over Voltage	Rej.	Qty.	Note
0.0	P6V65.6Q	Vddmax * 1.5x	0	3	
0.1	P6V654.8	Vddmax * 1.5x	0	3	
0.1	A9236N01	Vddmax * 1.5x	0	3	
0.1	A9216N02	Vddmax * 1.5x	0	3	
0.1	A9056N03	Vddmax * 1.5x	0	3	

I-Test/Over Voltage classification per JESD78D is CLASS II (70°C room ambient).

All I-Test levels indicated are dual-polarity (\pm).

PACKAGE QUALIFICATION DATA FOR SII9437/SII9438

The SiI9437/SiI9438 product is offered in a 32 QFN ePAD packages. This report details the package qualification results of the SiI9437/SiI9438 product. Package qualification tests include Preconditioning (PC), Temperature Cycling (TC), Unbiased HAST (UHAST), Temperature Humidity Bias (THB) and High Temperature Storage (HTSL). Mechanical evaluation tests include Scanning Acoustic Tomography (SAT) and visual package inspection.

1.6 Package Data

Assembly information	Description	
Assembly site	ASECL	ASEK
Package type	32 SQFN	32 SQFN
Package size	4 x 4 mm	4 x 4 mm
Body Thickness	0.90mm	0.65mm
Lead Pitch	0.40 mm	0.40 mm
Lead Frame Manufacturer	SAMSUNG	HDS
Lead Frame Thickness	0.203mm	0.2mm
Lead Frame Base Material	C194-FH	C194
Die Attach	EN-4900G	EN-4900F
Wire Supplier & Composition	Cu-Pd	TANAKA / CuPdAu+
Wire Diameter	20 um	20um
Longest Wire Length	1.594mm	1607um
Bond Pad Metal Composition	Al	Al
Pad Size and Pad Opening	47X47 um	47X47 um
Mold Compound Name	CEL-9240HF	EME-G631SH
Manufacturer	HITACHI	SUMITOMO

1.7 Package Qualification Testing

The Surface Mount Preconditioning (SMPC) Test is used to model the surface mount assembly conditions during component solder processing. All devices stressed through Temperature Cycling, Unbiased HAST and THB were preconditioned. This preconditioning step is consistent with J-STD-020 “Moisture/Reflow Sensitivity Classification for Nonhermetic Surface Mount Devices” and JESD22-A113 “Preconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing”.

1.7.1 Surface Mount Preconditioning Data: SMPC

(5 Temperature Cycles Condition B, 24 hours bake @ 125°C, 30°C/60% RH, soak 192 hours, 3x IR reflow @260°C Reflow Simulation. Performed before Temperature Cycling, Unbiased HAST, and THB package tests.

Classification Level: MSL3

Method: J-STD-020 and JESD22-A113

Package	Assembly Site	Lot #	Rej.	Qty.	Note
32 QFN	ASECL	P6V65.6Q	0	239	
32 QFN	ASECL	A8206N05	0	308	
32 QFN	ASECL	A8316N01	0	231	
32 QFN	ASECL	A8506N01	0	308	
32 QFN	ASECL	A9106N01	0	308	
32 QFN	ASECL	A9056N03	0	308	
32 QFN	ASEK	PNMF92.00AV1	0	179	
32 QFN	ASEK	PNMF92.00AW1	0	179	
32 QFN	ASEK	PNMF92.00AX1	0	178	

1.7.2 Temperature Cycling Data: T.C.

The Temperature Cycling test is used to accelerate those failures resulting from mechanical stresses induced by differential thermal expansion of adjacent films, layers and metallurgical interfaces in the die and package. Devices are tested at 25°C after exposure to repeated cycling between -65°C to +150°C or -55°C to +125°C in an air to air thermal shock environment consistent with JESD22-A104 “Temperature Cycling” standard. Prior to Temperature Cycling testing, all devices are subjected to Surface Mount Preconditioning.

MSL3 Packages: 32 QFN

Stress Duration: 500 cycles, 1000 cycles

Stress Conditions: Temperature cycling between -65°C to 150°C

Method: JESD22-A104 Condition C

Package	Assembly Site	Lot #	500 cyc.			1000 cyc.		
			Rej.	Qty.	Note	Rej.	Qty.	Note
32 QFN	ASECL	P6V65.6Q	0	78		0	78	

32 QFN	ASECL	A8206N05	0	77		0	77	
32 QFN	ASECL	A8316N01	0	77		0	77	
32 QFN	ASECL	A8506N01	0	77		0	77	
32 QFN	ASECL	A9106N01	0	77		0	77	
32 QFN	ASECL	A9056N03	0	77		0	77	

MSL3 Packages: 32 QFN

Stress Duration: 100 cycles, 700 cycles

Stress Conditions: Temperature cycling between -55°C to 125°C

Method: JESD22-A104 Condition B

Package	Assembly Site	Lot #	100 cyc.			700 cyc.		
			Rej.	Qty.	Note	Rej.	Qty.	Note
32 QFN	ASEK	PNMF92.00AV1	0	77		0	77	
32 QFN	ASEK	PNMF92.00AW1	0	77		0	77	
32 QFN	ASEK	PNMF92.00AX1	0	76		0	76	

1.7.3 Unbiased HAST Data: uHAST

Unbiased Highly Accelerated Stress Test (uHAST) testing uses both pressure and temperature to accelerate penetration of moisture into the package and to the die surface. The Unbiased HAST test is designed to detect ionic contaminants present within the package or on the die surface, which can cause chemical corrosion. This stress is consistent with JESD22-A118, "Accelerated Moisture Resistance - Unbiased HAST". The Unbiased HAST condition is 96 hours exposure at 130°C and 85% or 110°C and 85% relative humidity. Prior to Unbiased HAST testing, all devices are subjected to Surface Mount Preconditioning.

MSL3 Packages: 32 QFN

Stress Duration: 96 Hours

Stress Conditions: 130°C/85% RH

Method: JESD22-A118 Condition A

Package	Assembly Site	Lot #	Rej.	Qty.	Note
32 QFN	ASECL	P6V65.6Q	0	77	
32 QFN	ASECL	A8206N05	0	77	
32 QFN	ASECL	A8316N01	0	77	
32 QFN	ASECL	A8506N01	0	77	
32 QFN	ASECL	A9106N01	0	77	
32 QFN	ASECL	A9056N03	0	77	

MSL3 Packages: 32 QFN

Stress Duration: 264 Hours

Stress Conditions: 110°C/85% RH

Method: JESD22-A118 Condition B

Package	Assembly Site	Lot #	Rej.	Qty.	Note
32 QFN	ASEK	PNMF92.00AV1	0	77	
32 QFN	ASEK	PNMF92.00AW1	0	77	
32 QFN	ASEK	PNMF92.00AX1	0	77	

1.7.4 Temperature Humidity Bias Data: THB

The THB test is used to accelerate threshold shifts in MOS devices associated with moisture diffusion into the gate oxide region as well as electrochemical corrosion mechanisms within the device package. This stress is consistent with JESD22-A101 "Steady State Temperature Humidity Bias Life Test" standard. The THB conditions are with supply rails biased at data sheet max operating and alternate pin biasing in an ambient of 85°C/85% relative humidity. Prior to THB testing, all devices are subjected to Surface Mount Preconditioning.

MSL3 Packages: 32 QFN

Stress Conditions: Maximum Operating Supplies and 85°C/85%RH

Stress Duration: 500 hours, 1000 hours

Method: JESD22-A101

Package	Assembly Site	Lot #	500 hrs.			1000 hrs.		
			Rej.	Qty.	Note	Rej.	Qty.	Note
32 QFN	ASECL	P6V654.5	0	84		0	84	
32 QFN	ASECL	A8206N05	0	77		0	77	
32 QFN	ASECL	A8316N01	0	77		0	77	
32 QFN	ASECL	A8506N01	0	77		0	77	
32 QFN	ASECL	A9106N01	0	77		0	77	
32 QFN	ASECL	A9056N03	0	77		0	77	
32 QFN	ASEK	PNMF92.00AV1	0	25		0	25	
32 QFN	ASEK	PNMF92.00AW1	0	25		0	25	
32 QFN	ASEK	PNMF92.00AX1	0	25		0	25	

1.7.5 High Temperature Storage Life Data: HTSL

The High Temperature Storage Life test is used to determine the effect of time and temperature, under storage conditions, for thermally activated failure mechanisms. This stress is consistent with JESD22-A103 “High Temperature Storage Life”. The devices are subjected to high temperature storage Condition B (150°C) for 1000 hours.

MSL3 Packages: 32 QFN

Stress Duration: 500 hours, 1000 hours

Temperature: 150°C (ambient)

Method: JESD22-A103 Condition B

Package	Assembly Site	Lot #	500 hrs.			1000 hrs.		
			Rej.	Qty.	Note	Rej.	Qty.	Note
32 QFN	ASECL	P6V65.5	0	76		0	76	
32 QFN	ASECL	A8206N05	0	77		0	77	
32 QFN	ASECL	A8506N01	0	77		0	77	
32 QFN	ASECL	A9106N01	0	77		0	77	
32 QFN	ASECL	A9056N03	0	77		0	77	
32 QFN	ASEK	PNMF92.00AV1	0	77		0	77	
32 QFN	ASEK	PNMF92.00AW1	0	77		0	77	
32 QFN	ASEK	PNMF92.00AX1	0	77		0	77	



Lattice Semiconductor Corporation

5555 NE Moore Court

Hillsboro, Oregon 97124 U.S.A.

Telephone: (503) 268-8000

www.latticesemi.com

© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

www.latticesemi.com