

Use of SED with Distributed RAM in the Lattice Nexus FPGA Platform


Purpose: This product bulletin supplements the use of the SED (Soft Error Detection) function available in the Lattice Nexus FPGA platform as described in FPGA-TN-02076-1.9.

Product Affected: Lattice Radiant software release 2023.2 and earlier releases that support the Nexus platform (CertusPro-NX, Certus-NX, CrossLink-NX, MachXO5-NX FPGA families) are covered by this Product Bulletin.

Customers Affected: Designs that are using SED together with Distributed RAM and/or Reveal Analyzer.

Observation: Lattice found that there is an issue in Radiant versions prior to Radiant 2023.2 SP1 whereby the use of SED together with distributed RAM (LUT RAM) may result in a false SED error.

Detailed Workaround Description: The use of Distributed RAM in the design is reported in the Radiant Map Resource Usage Report.



Component	LUT4 Logic	LUT4 Distributed RAM	LUT4 Ripple Logic	PFU Registers	IO Buffers	DSP MULT	EBR
cpu	5143(636)	48(0)	1172(0)	3139(0)	1(1)	6(0)	18(0)
riscvrtos_inst	4507(1)	48(0)	1172(0)	3139(0)	0(0)	6(0)	18(0)
I2AXI_WAXI.ibus2axi_bridge0	2(2)	0(0)	0(0)	1(1)	0(0)	0(0)	0(0)
I_WTCM_WAXI.dbus_mux2	42(42)	0(0)	0(0)	1(1)	0(0)	0(0)	0(0)
clint_wdt0_inst	366(365)	0(0)	144(144)	544(541)	0(0)	0(0)	0(0)
i_sync_edge	1(0)	0(0)	0(0)	3(1)	0(0)	0(0)	0(0)
i_sync	1(1)	0(0)	0(0)	2(2)	0(0)	0(0)	0(0)
dbus2axi_bridge0	17(17)	0(0)	0(0)	3(3)	0(0)	0(0)	0(0)
dbus_mux5	104(104)	0(0)	0(0)	1(1)	0(0)	0(0)	0(0)
dbus_wrapper_inst	4(4)	0(0)	0(0)	109(109)	0(0)	0(0)	0(0)
genblk_balanced_core.Riscv_core	3825(3165)	48(48)	1028(906)	2366(2109)	0(0)	6(6)	18(4)
ibus_wrapper_inst	6(6)	0(0)	0(0)	64(64)	0(0)	0(0)	0(0)
plic_top_inst	140(0)	0(0)	0(0)	50(0)	0(0)	0(0)	0(0)

If distributed RAM is used in the design, there are four separate workarounds that can be used to avoid this issue.

1. Restrict the use of SED together with Reveal.

The SED can be used together with Reveal if there is no Distributed RAM used by Reveal. The use of distributed RAM in Reveal can be avoided by following steps a and b below.

 - a.) Reveal Inserter Implementation must be set to EBR and NOT Distributed RAM

Sample Clock: Implementation: 1 EBR

Buffer Depth: Timestamp: Bits

b.) All trigger expressions must be set to all EBR. Do not use Slices.

Trigger Expression						
	Name	Expression	RAM Type	Sequence Depth	Max Sequen Depth	Max Event Counter
1	TE1	TU1	1 EBR	1	4	32

- Only use SED on Distributed RAM that has data widths that are multiples of 4. If inferencing Distributed RAM, ensure the data width is a multiple of 4, e.g. 4, 8, 12, 16, etc. If instantiating a RAM primitive, e.g. Distributed_DPRAM, Distributed_ROM, or Distributed_SPRAM, only use data widths that are multiples of 4.

Diagram MydistRAM


Configure MydistRAM:

Property	Value
Configuration	
Write Port : Address Depth [2 - 32768]	512
Write Port : Data Width [1 - 512]	32
Read Port : Address Depth [2 - 32768]	512
Read Port : Data Width [1 - 512]	32
Total Memory bits	16384
Configuration	
Read Port : Enable Output Register	<input checked="" type="checkbox"/>
Configuration	
Reset Assertion	sync
Initialization	
Memory Initialization	none
Memory File	none
Memory File Format	hex

Note: If the design includes Lattice or 3rd party IP that uses Distributed RAM that has data widths that are not a multiple of 4, please contact [Lattice Technical Support](#).

- Prevent the use of SED together with Distributed RAM in the design. If you are using Synplify Pro or LSE for synthesis, do not use the `syn_ramstyle = "Distributed"` attribute when inferring RAM inference in your design. You can force the use of Block RAM in the design by using the `syn_ramstyle = "block_ram"` attribute in your RTL. This will map the RAM to EBR resources.

Alternatively, if you are using LSE(Lattice Synthesis Engine) for synthesis, you can prevent the use of Distributed RAM in the design by selecting the Disable Distributed RAM option in the LSE Strategy settings.



Note: If the design includes Lattice or 3rd party IP that uses Distributed RAM that has data widths that are not a multiple of 4, please contact [Lattice Technical Support](#).

4. Use Radiant 2023.2 SP1 or a later release of Radiant.

Revision History:

Date	Version	Description of Revisions
May 31, 2024	1.0	1 st Release