



# SGDMA Driver API Reference

## Technical Note

FPGA-TN-02340-1.1

January 2024

## Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

## Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

# Contents

Contents.....	3
Acronyms in This Document.....	6
1. Introduction.....	7
1.1. Purpose.....	7
1.2. Audience.....	7
1.3. Driver Versioning.....	7
1.3.1. Driver Version.....	7
1.4. Driver and IP Compatibility.....	7
2. API Description.....	8
2.1. sgdma_init().....	8
2.2. sgdma_reset().....	8
2.3. sgdma_irq_mask().....	8
2.4. get_sgdma_reg_status().....	8
2.5. get_mm2s_bd_status().....	9
2.6. get_s2mm_bd_status().....	9
2.7. mm2s_buf_desc_dma().....	9
2.8. s2mm_buf_desc_dma().....	9
2.9. sgdma_register_read().....	9
2.10. sgdma_register_write().....	10
3. Function Call Flow Diagrams.....	11
3.1. sgdma_init().....	11
3.2. sgdma_reset().....	11
3.3. sgdma_irq_mask().....	12
3.4. get_sgdma_reg_status().....	12
3.5. get_mm2s_bd_status().....	13
3.6. get_s2mm_bd_status().....	13
3.7. mm2s_buf_desc_dma().....	14
3.8. s2mm_buf_desc_dma().....	15
3.9. sgdma_register_read().....	16
3.10. sgdma_register_write().....	17
4. API Data Structure and Enums.....	18
4.1. struct mm2s_ctrl_reg_t.....	18
4.2. struct mm2s_sts_reg_t.....	18
4.3. struct mm2s_desc_tx_t.....	18
4.4. struct mm2s_desc_tx_ext_t.....	19
4.5. union mm2s_desc_t.....	19
4.6. struct s2mm_ctrl_reg_t.....	19
4.7. struct s2mm_sts_reg_t.....	19
4.8. struct s2mm_desc_tx_t.....	20
4.9. struct s2mm_desc_tx_ext_t.....	20
4.10. union s2mm_desc_t.....	20
4.11. struct sgdma_instance_t.....	20
4.12. struct sgdma_ctrl_reg_t.....	21
4.13. struct sgdma_sts_reg_t.....	21
4.14. enum control_type_t.....	21
4.15. enum status_type_t.....	21
4.16. enum irq_mask_t.....	21
4.17. enum sgdma_reg_type_t.....	21
5. API Variables.....	22
6. API Macros.....	23
References.....	24
Technical Support Assistance.....	25

---

Revision History .....26

## Figures

Figure 3.1. <code>sgdma_init()</code> .....	11
Figure 3.2. <code>sgdma_reset()</code> .....	11
Figure 3.3. <code>sgdma_irq_mask()</code> .....	12
Figure 3.4. <code>get_sgdma_reg_status()</code> .....	12
Figure 3.5. <code>get_mm2s_bd_status()</code> .....	13
Figure 3.6. <code>get_s2mm_bd_status()</code> .....	13
Figure 3.7. <code>mm2s_buf_desc_dma()</code> .....	14
Figure 3.8. <code>s2mm_buf_desc_dma()</code> .....	15
Figure 3.9. <code>sgdma_register_read()</code> .....	16
Figure 3.10. <code>sgdma_register_write()</code> .....	17

## Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
API	Application Programming Interface
DMA	Direct Memory Access
SGDMA	Scatter-Gather Direct Memory Access
MM2S	Memory Map to Stream
S2MM	Stream to Memory Map

# 1. Introduction

Scatter gather direct memory access (SGDMA) refers to the ability to collect data from multiple non-contiguous memory locations and then "scatter" the data to different destinations or vice versa, where data from different sources are gathered and written to non-contiguous memory locations. SGDMA can be used to receive input or store outputs in the memory.

For more information on the SGDMA IP, refer to the [SGDMA Controller IP Core - Lattice Radiant Software User Guide \(FPGA-IPUG- 02131\)](#).

## 1.1. Purpose

This document is a reference guide for developers that provides details of the C language driver APIs, function calls, and flow charts.

## 1.2. Audience

The intended audience for this document includes embedded system designers and embedded software developers using CertusPro™-NX devices.

## 1.3. Driver Versioning

### 1.3.1. Driver Version

SGDMA version 1.0.0

## 1.4. Driver and IP Compatibility

Driver version	IP version
1.0.0	2.0.1

## 2. API Description

### 2.1. sgdma\_init()

This API initializes the buffer descriptor base address and the sgdma IP base address.

```
void sgdma_init(sgdma_instance_t * this_sgdma, unsigned int base_addr, unsigned int num_of_desc)
```

In/Out	Parameter	Description	Returns
In/out	*this_sgdma	This structure is initialized with the SGDMA IP address, num_of_desc, and the information of the s2mm and mm2s buffer descriptor addresses.	None
In	base_addr	Base address that specifies the SGDMA IP base address.	
In	num_of_desc	Specifies the buffer descriptor number.	

### 2.2. sgdma\_reset()

This API resets the MM2S and S2MM control register.

```
void sgdma_reset(sgdma_instance_t * this_sgdma, control_type_t sgdma_cntl_type)
```

In/Out	Parameter	Description	Returns
In	*this_sgdma	Holds the SGDMA IP base address.	None
In	sgdma_cntl_type	Describes the mm2s control offset and s2mm control offset.	

### 2.3. sgdma\_irq\_mask()

This API masks the mm2s and s2mm interrupt event upon transfer completion.

```
void sgdma_irq_mask(sgdma_instance_t * this_sgdma, control_type_t sgdma_cntl_type, irq_mask_t mask_value)
```

In/Out	Parameter	Description	Returns
In	*this_sgdma	Holds the SGDMA IP base address.	None
In	sgdma_cntl_type	Describes the mm2s control offset and s2mm control offset.	
In	mask_value	Describes the mask and unmask values.	

### 2.4. get\_sgdma\_reg\_status()

This API returns the mm2s and s2mm status register.

```
sgdma_sts_reg_t *get_sgdma_reg_status(sgdma_instance_t * this_sgdma, status_type_t sgdma_sts_type)
```

In/Out	Parameter	Description	Returns
In	*this_sgdma	Holds the SGDMA IP base address.	mm2s and s2mm status register addresses.
In	sgdma_sts_type	Describes the mm2s status offset and s2mm status offset.	



## 2.5. get\_mm2s\_bd\_status()

This API returns the mm2s single and multi buffer descriptor status field using the particular index which specify the number of particular buffer descriptor.

```
unsigned int get_mm2s_bd_status(int idx)
```

In/Out	Parameter	Description	Returns
In	idx	Index that specifies the particular mm2s buffer descriptor number in multiple buffer descriptor.	The descriptor status field.

## 2.6. get\_s2mm\_bd\_status()

This API returns the s2mm single and multi buffer descriptor status field using the particular index that specifies the number of particular buffer descriptor.

```
unsigned int get_s2mm_bd_status(int idx)
```

In/Out	Parameter	Description	Returns
In	idx	Index that specifies the particular s2mm buffer descriptor number in multiple buffer descriptor.	The descriptor status field.

## 2.7. mm2s\_buf\_desc\_dma()

This API configures the single or multiple buffer descriptors depending on the input parameters, triggers the DMA, and waits for completion depending on the blocking parameters.

```
unsigned int mm2s_buf_desc_dma(sgdma_instance_t * this_sgdma)
```

In/Out	Parameter	Description	Returns
In	*this_sgdma	Holds the base address of the mm2s buffer, length, number of descriptor, and blocking and non-blocking values.	0: success 1: failure

## 2.8. s2mm\_buf\_desc\_dma()

This API configures the single or multiple buffer descriptors depending on the input parameters, triggers the DMA, and waits for completion depending on the blocking parameters.

```
unsigned int s2mm_buf_desc_dma(sgdma_instance_t * this_sgdma)
```

In/Out	Parameter	Description	Returns
In	*this_sgdma	Holds the base address of the mm2s buffer, length, number of descriptor, and blocking and non-blocking values.	0: success 1: failure

## 2.9. sgdma\_register\_read()

This API reads data from the MM2S or S2MM register address.

```
unsigned int sgdma_register_read(sgdma_instance_t * this_sgdma, sgdma_reg_type_t index, unsigned int * reg_data)
```

In/Out	Parameter	Description	Returns
In	*this_sgdma	Holds the SGDMA IP base address.	0: success 1: failure
In	index	Holds the offset value of a particular register.	
Out	*reg_data	Pointer to the value where data is to be stored.	

## 2.10. sgdma\_register\_write()

This API writes data from the MM2S or S2MM register address.

```
unsigned int sgdma_register_write(sgdma_instance_t * this_sgdma, sgdma_reg_type_t index,  
unsigned int reg_data)
```

In/Out	Parameter	Description	Returns
In	*this_sgdma	Holds the SGDMA IP base address.	0: success 1: failure
In	index	Holds the offset value of a particular register.	
In	*reg_data	Holds that data that is written to the register address.	

### 3. Function Call Flow Diagrams

#### 3.1. sgdma\_init()




Figure 3.1. sgdma\_init()

#### 3.2. sgdma\_reset()




Figure 3.2. sgdma\_reset()

### 3.3. `sgdma_irq_mask()`




Figure 3.3. `sgdma_irq_mask()`

### 3.4. `get_sgdma_reg_status()`




Figure 3.4. `get_sgdma_reg_status()`

### 3.5. `get_mm2s_bd_status()`




Figure 3.5. `get_mm2s_bd_status()`

### 3.6. `get_s2mm_bd_status()`




Figure 3.6. `get_s2mm_bd_status()`

### 3.7. mm2s\_buf\_desc\_dma()




Figure 3.7. mm2s\_buf\_desc\_dma()

### 3.8. s2mm\_buf\_desc\_dma()




Figure 3.8. s2mm\_buf\_desc\_dma()

### 3.9. sgdma\_register\_read()




Figure 3.9. sgdma\_register\_read()



### 3.10. sgdma\_register\_write()




Figure 3.10. sgdma\_register\_write()

## 4. API Data Structure and Enums

### 4.1. struct mm2s\_ctrl\_reg\_t

Data Type	Structure member	Bit/Bitfield
volatile unsigned int	mm_request	1
volatile unsigned int	mm_reset	1
volatile unsigned int	mm_rsvd_1	14
volatile unsigned int	mm_cmpl_irq_mask	1
volatile unsigned int	mm_rsvd_2	15

### 4.2. struct mm2s\_sts\_reg\_t

Data Type	Structure member	Bit/Bitfield
volatile unsigned int	mm_status	1
volatile unsigned int	mm_rsvd_1	7
volatile unsigned int	mm_reg_bd_len_err	1
volatile unsigned int	mm_reg_axi_slave_err	1
volatile unsigned int	mm_reg_axi_desc_err	1
volatile unsigned int	mm_rsvd_2	5
volatile unsigned int	mm_xfer_cmpl	1
volatile unsigned int	mm_xfer_err	1
volatile unsigned int	mm_rsvd_3	14

### 4.3. struct mm2s\_desc\_tx\_t

Data Type	Structure member	Bit/Bitfield
volatile unsigned int	mm_buffer_addr	32
volatile unsigned int	mm_buffer_msb_addr	32
volatile unsigned int	mm_control_buffer_size	16
volatile unsigned int	mm_control_tdest	4
volatile unsigned int	mm_control_tid	4
volatile unsigned int	mm_control_arprot	3
volatile unsigned int	mm_control_rsvd	3
volatile unsigned int	mm_control_fp	1
volatile unsigned int	mm_control_nxt	1
volatile unsigned int	mm_status_transferred_size	16
volatile unsigned int	mm_status_rsvd	11
volatile unsigned int	mm_status_axi_desc_err	1
volatile unsigned int	mm_status_axi_slave_err	1
volatile unsigned int	mm_status_transferred_len_err	1
volatile unsigned int	mm_status_bd_len_err	1
volatile unsigned int	mm_status_cmpl	1

#### 4.4. struct mm2s\_desc\_tx\_ext\_t

Data Type	Structure member
volatile unsigned int	mm_buffer_addr
volatile unsigned int	mm_buffer_msb_addr
volatile unsigned int	mm_control
volatile unsigned int	mm_status

#### 4.5. union mm2s\_desc\_t

Data Type	Union member
mm2s_desc_tx_ext_t	mm_bd_ext
mm2s_desc_tx_t	mm_bd

#### 4.6. struct s2mm\_ctrl\_reg\_t

Data Type	Structure member	Bit/Bitfield
volatile unsigned int	s_request	1
volatile unsigned int	s_reset	1
volatile unsigned int	s_rsvd_1	14
volatile unsigned int	s_cmpl_irq_mask	1
volatile unsigned int	s_rsvd_2	15

#### 4.7. struct s2mm\_sts\_reg\_t

Data Type	Structure member	Bit/Bitfield
volatile unsigned int	s_status	1
volatile unsigned int	s_rsvd_1	7
volatile unsigned int	s_reg_bd_len_err	1
volatile unsigned int	s_reg_axi_slave_err	1
volatile unsigned int	s_reg_axi_desc_err	1
volatile unsigned int	s_rsvd_2	5
volatile unsigned int	s_xfer_cmpl	1
volatile unsigned int	s_xfer_err	1
volatile unsigned int	s_rsvd_3	14

#### 4.8. struct s2mm\_desc\_tx\_t

Data Type	Structure member	Bit/Bitfield
volatile unsigned int	s_buffer_addr	32
volatile unsigned int	s_buffer_msb_addr	32
volatile unsigned int	s_control_buffer_size	16
volatile unsigned int	s_control_rsvd_1	8
volatile unsigned int	s_control_awprot	3
volatile unsigned int	s_control_rsvd_2	4
volatile unsigned int	s_control_nxt	1
volatile unsigned int	s_status_transferred_size	16
volatile unsigned int	s_status_rsvd	11
volatile unsigned int	s_status_axi_desc_err	1
volatile unsigned int	s_status_axi_slave_err	1
volatile unsigned int	s_status_transferred_len_err	1
volatile unsigned int	s_status_bd_len_err	1
volatile unsigned int	s_status_cmpl	1

#### 4.9. struct s2mm\_desc\_tx\_ext\_t

Data Type	Structure member
volatile unsigned int	s_buffer_addr
volatile unsigned int	s_buffer_msb_addr
volatile unsigned int	s_control
volatile unsigned int	s_status

#### 4.10. union s2mm\_desc\_t

Data Type	Union member
s2mm_desc_tx_ext_t	s_bd_ext
s2mm_desc_tx_t	s_bd

#### 4.11. struct sgdma\_instance\_t

Data Type	Structure member
unsigned int	base_addr
unsigned int	*buffer
unsigned int	num_of_desc
unsigned int	blocking_S2MM
unsigned int	blocking_MM2S
unsigned int	mm2s_buffer_addr
unsigned int	s2mm_buffer_addr
unsigned int	mm2s_bd_addr
unsigned int	s2mm_bd_addr
unsigned int	per_desc_length

#### 4.12. struct sgdma\_ctrl\_reg\_t

Data Type	Structure member	Bit/Bitfield
volatile unsigned int	request	1
volatile unsigned int	reset	1
volatile unsigned int	rsvd_1	14
volatile unsigned int	cmpl_irq_mask	1
volatile unsigned int	rsvd_2	15

#### 4.13. struct sgdma\_sts\_reg\_t

Data Type	Structure member	Bit/Bitfield
volatile unsigned int	status	1
volatile unsigned int	rsvd_1	7
volatile unsigned int	reg_bd_len_err	1
volatile unsigned int	reg_axi_slave_err	1
volatile unsigned int	reg_axi_desc_err	1
volatile unsigned int	rsvd_2	5
volatile unsigned int	xfer_cmpl	1
volatile unsigned int	xfer_err	1
volatile unsigned int	rsvd_3	14

#### 4.14. enum control\_type\_t

Data Type	Value
MM2S_RESET	0
S2MM_RESET	0x20

#### 4.15. enum status\_type\_t

Data Type	Value
MM2S_STATUS	0x4
S2MM_STATUS	0x24

#### 4.16. enum irq\_mask\_t

Data Type	Value
UNMASK	0
MASK	1

#### 4.17. enum sgdma\_reg\_type\_t

Data Type	Value
MM2S_CTRL_REG	0x0
MM2S_STATUS_REG	0x4
MM2S_CURDESC_REG	0x8
S2MM_CTRL_REG	0x20
S2MM_STATUS_REG	0x24
S2MM_CURDESC_REG	0x28

## 5. API Variables

Data Type	Variable Name
mm2s_desc_t	*mm_multi_bd_config[MULTI_BUF_SIZE]
s2mm_desc_t	*s_multi_bd_config[MULTI_BUF_SIZE]

## 6. API Macros

Macro name	Description
MM2S_CTRL	mm2s control offset
MM2S_STS	mm2s status offset
MM2S_CURDESC	mm2s current descriptor offset
S2MM_CTRL	s2mm control offset
S2MM_STS	s2mm status offset
S2MM_CURDESC	s2mm current descriptor offset
MAX_TRANSFER_SIZE	max total data bytes data transferred
MULTI_BUF_SIZE	multiple buffer descriptor number
FP_BIT_POSITION	full packet bit position
NXT_BIT_POSITION	next bit position
TID_BIT_POSITION	tid bit position
TDEST_BIT_POSITION	tdest bit position
XFER_CMPL_BIT_POSITION	xfer_cmpl bit position
DESC_SIZE	size of a buffer descriptor
BUFFER_SIZE_MASK	use masking for extract buffer size
SGDMA_RESET	reset control register of s2mm and mm2s
DMA_TRIGGER	dma trigger value
MSB_ADDR	use for msb address
NXT_1	1 for multiple descriptor
NXT_0	0 for last descriptor
FP_1	full packet pre-fetch required
FP_0	full packet pre-fetch not required
XFER_CMPL_1	use for bit operation
IDX_0	use for index zero
TRUE	1 for conditional operation
FALSE	0 for conditional operation
RET_FAILURE	1
RET_SUCCESS	0
IS_NULL	0

## References

- [SGDMA Controller IP Core - Lattice Radiant Software User Guide \(FPGA-IPUG- 02131\)](#)
- [CertusPro-NX](#) web page
- [Lattice Solutions IP Cores](#) web page
- [Lattice Radiant Software FPGA](#) web page
- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans



## Technical Support Assistance

Submit a technical support case through [www.latticesemi.com/techsupport](http://www.latticesemi.com/techsupport).

For frequently asked questions, refer to the Lattice Answer Database at [www.latticesemi.com/Support/AnswerDatabase](http://www.latticesemi.com/Support/AnswerDatabase).

# Revision History

## Revision 1.1, January 2024

Section	Change Summary
Inclusive Language	Added this section.
Introduction	Updated the IP Version to 2.0.1 in <a href="#">1.4. Driver and IP Compatibility</a> section.
API Description	<ul style="list-style-type: none"> <li>Updated header name for <a href="#">2.1. sgdma_init()</a> – <a href="#">2.10. sgdma_register_write()</a> sections.</li> <li>Added the full API descriptions into respective paragraph for <a href="#">2.1. sgdma_init()</a> – <a href="#">2.10. sgdma_register_write()</a> sections.</li> <li>Updated the descriptions for <i>*this_sgdma</i>, <i>base_addr</i>, and <i>num_of_desc</i> parameters in <a href="#">2.1. sgdma_init()</a> section.</li> <li>Updated the paragraph to: <i>This API configures the single or multiple buffer descriptors depending on the input parameters, triggers the DMA, and waits for completion depending on the blocking parameters in <a href="#">2.7. mm2s_buf_desc_dma()</a> and <a href="#">2.8. s2mm_buf_desc_dma()</a> sections.</i></li> <li>Added <a href="#">2.9. sgdma_register_read()</a> and <a href="#">2.10. sgdma_register_write()</a> sections.</li> </ul>
Function Call Flow Diagrams	<ul style="list-style-type: none"> <li>Updated header name for <a href="#">3.1. sgdma_init()</a> – <a href="#">3.10. sgdma_register_write()</a> sections.</li> <li>Updated <a href="#">Figure 3.1. sgdma_init()</a> – <a href="#">Figure 3.8. s2mm_buf_desc_dma()</a>.</li> <li>Added <a href="#">3.9. sgdma_register_read()</a> and <a href="#">3.10. sgdma_register_write()</a> sections.</li> </ul>
API Data Structure and Enums	<ul style="list-style-type: none"> <li>Added <i>and Enums</i> to header name of <a href="#">4. API Data Structure and Enums</a> section.</li> <li>Added <a href="#">4.12. struct sgdma_ctrl_reg_t</a> – <a href="#">4.17. enum sgdma_reg_type_t</a> sections.</li> </ul>
API Macros	<ul style="list-style-type: none"> <li>Updated macro names from <i>FAILURE</i> to <i>RET_FAILURE</i> and <i>SUCCESS</i> to <i>RET_SUCCESS</i>.</li> <li>Removed <i>DWORD_4</i> macro.</li> <li>Added <i>IS_NULL</i> macro.</li> </ul>

## Revision 1.0, December 2023

Section	Change Summary
All	Initial release.



[www.latticesemi.com](http://www.latticesemi.com)