

## Introduction

The ispGDX2™ V/B/C devices are built from the latest 1.8V core E<sup>2</sup>CMOS® technology. The ispGDX2V/B device family uses an internal voltage regulator to interface with the 3.3V/2.5V power supply. As a result, a given ispGDX2V/B device will have a higher static power component compared to the similar density 1.8V core ispGDX2C device. The design of each of these device families design is based on the advanced low-power electrically erasable non-volatile memory cell with a full CMOS logic design approach.

## Power Calculation

This technical note explains how to estimate power consumption of the ispGDX2 device based on the device utilization. It assumes that the user is familiar with the ispGDX2 architecture. The information for device utilization is generated by the ispGDX2 Compiler report file.

Power consumption in the ispGDX2 family is the sum of three components:

$$I_{CC-TOTAL} = I_{CORE} + I_{PLL} + I_{HSI} \text{ (} I_{CC-TOTAL} \text{ combines current supplied via } V_{CC} \text{ pins and } V_{CCP} \text{ pins)}$$

$$\begin{aligned} I_{CORE} &= I_{DC} + I_{REF} + I_{IN} \\ &= \text{Blank chip background current including power regulator current} \\ &\quad + K_{REF} * \text{Number of banks with } V_{REF} \text{ active} \\ &\quad + (K_{IN} * \text{Number of inputs} + K_{CORE}) * \text{Average Input Switching Frequency (MHz)} \end{aligned}$$

$$\begin{aligned} I_{PLL} &= I_{PLLD} + I_{PLLA} \\ &= K_{PLLD} * F_{VCO} * \text{Number of PLLs used} + K_{PLLA} * F_{VCO} * \text{Number of PLLs used} \\ &= (K_{PLLD} + K_{PLLA}) * F_{VCO} * \text{Number of PLLs used} \end{aligned}$$

$$\begin{aligned} I_{HSI} &= I_{RX} + I_{TX} \\ &= [(K_{RXD} + K_{RXA}) * F_{RX} + I_{RXSTBY}] * \text{Number of receiver channels} \\ &\quad + [(K_{TXD} + K_{TXA}) * F_{TX} + I_{TXSTBY}] * \text{Number of transmitter channels} \end{aligned}$$

Where:

- F<sub>VCO</sub>: sysCLOCK™ PLL VCO Frequency in MHz
- F<sub>RX</sub>: sysHSI™ Receiver Serial Data Rate
- F<sub>TX</sub>: sysHSI Transmitter Serial Data Rate
- K<sub>REF</sub>: Reference voltage circuit current per bank
- K<sub>IN</sub>: I/O current per input per MHz
- K<sub>CORE</sub>: Core current per MHz with GRP fanout of 1
- K<sub>PLLD</sub>: PLL logic current per MHz per PLL
- K<sub>PLLA</sub>: PLL analog portion current per MHz per PLL
- K<sub>RXD</sub>: Receiver logic current per Mbps
- K<sub>RXSTBY</sub>: Receiver logic standby current
- K<sub>RXA</sub>: Receiver analog portion current per Mbps
- K<sub>TXD</sub>: Transmitter logic current per Mbps
- K<sub>TXSTBY</sub>: Transmitter logic standby current
- K<sub>TXA</sub>: Transmitter analog portion current per Mbps

## I<sub>CC</sub> Calculation Example

Assume the following operational conditions:

- Room temperature
- V<sub>CC</sub> = 1.8V
- 64 inputs are used at average switching frequency of 20 MHz
- One sysHSI Block (two transmitters and two receivers) is configured at 622 Mbps
- One sysCLOCK PLL is used
- sysCLOCK PLL Input Freq(F<sub>in</sub>) = 100 MHz and N(Multiplier) / M(divider) = 4:
- F<sub>VCO</sub> = 400 MHz
- One GRP fanout per input
- All eight banks use V<sub>REF</sub>

$$\begin{aligned}
 I_{CC-TOTAL} &= I_{CORE} + I_{PLL} + I_{HSI} \\
 &= I_{DC} + I_{REF} + I_{IN} + I_{PLLD} + I_{PLLA} + I_{RX} + I_{TX} \\
 &= I_{DC} + K_{REF} * \text{Number of banks with } V_{REF} \text{ active} \\
 &\quad + (K_{IN} * \text{Number of inputs} + K_{CORE}) * \text{Average input switching frequency (MHz)} \\
 &\quad + [(K_{PLLD} + K_{PLLA}) * F_{VCO}] * \text{Number of PLLs used} \\
 &\quad + [(K_{RXD} + K_{RXA}) * F_{RX} + I_{RXSTBY}] * \text{Number of receiver channels} \\
 &\quad + [(K_{TXD} + K_{TXA}) * F_{TX} + I_{TXSTBY}] * \text{Number of transmitter channels} \\
 \\
 &= 4.0 + 1.334 * 8 \\
 &\quad + (0.0213 * 64 + 0.239) * 20 \\
 &\quad + (0.179 + 0.024) * 400 * 1 \\
 &\quad + (0.019 + 0.004) * 622 + 3.7) * 2 + (0.011 + 0.0023) * 622 + 1.2) * 2 \\
 &= 183 \text{ mA}
 \end{aligned}$$

The I<sub>CCP</sub> is supplied through the V<sub>CCP0</sub> and V<sub>CCP1</sub> pins for the PLL and sysHSI analog portions. The equation of I<sub>CCP</sub> can be derived from the equations above.

$$\begin{aligned}
 I_{CCP} &= I_{PLL\_A} + I_{HSI\_A} \\
 &= (K_{PLLA} * F_{VCO}) * \text{Number of PLLs used} \\
 &\quad + (K_{RXA} * F_{RX}) * \text{Number of receiver channels} \\
 &\quad + (K_{TXA} * F_{TX}) * \text{Number of transmitter channels}
 \end{aligned}$$

To calculate the analog portion current consumption of the sysHSI Block, the equation of I<sub>HSI</sub> can be reorganized as follows.

$$\begin{aligned}
 I_{HSI} &= I_{HSL\_D} + I_{HSL\_A} \\
 &= (K_{RXD} * F_{RX} + I_{RXSTBY}) * \text{Number of receiver channels} \\
 &\quad + (K_{TXD} * F_{TX} + I_{TXSTBY}) * \text{Number of transmitter channels} \\
 &\quad + (K_{RXA} * F_{RX}) * \text{Number of receiver channels} \\
 &\quad + (K_{TXA} * F_{TX}) * \text{Number of transmitter channels}
 \end{aligned}$$

$I_{CC}$  estimates are based on typical conditions ( $V_{CC} = 1.8V$ , room temperature). These values are for estimates only. Since the value of  $I_{CC}$  is sensitive to operating conditions and the program in the device, the actual  $I_{CC}$  should be verified.

**Technical Support Assistance**

Hotline: 1-800-LATTICE (Domestic)  
          1-408-826-6002 (International)  
e-mail: techsupport@latticesemi.com