Power and Thermal Estimation and Management for MachXO3 Devices

Technical Note

FPGA-TN-02059-1.7

May 2024
Disclaimers
Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer’s responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.
Contents

Contents ............................................................................................................................................................................... 3
Acronyms in This Document ................................................................................................................................................. 5
1. Introduction .................................................................................................................................................................. 6
2. FPGA Power Consumption ............................................................................................................................................ 6
3. Power and Thermal Considerations in Device Selection ................................................................................................ 6
   3.1. Thermal Mitigation Techniques .......................................................................................................................... 6
4. Power Modes ............................................................................................................................................................... 7
5. Power Controller .......................................................................................................................................................... 8
6. Bank Controller ........................................................................................................................................................... 12
7. Power Guard ............................................................................................................................................................... 13
8. Low Power Design Implementation ............................................................................................................................ 14
9. Power Supply Sequencing and Hot Socketing .............................................................................................................. 16
   9.1. Power Calculator ............................................................................................................................................... 16
   9.2. Power Calculator and Power Equations ............................................................................................................ 16
   9.3. Typical and Worst Case Process Power/ICC ....................................................................................................... 17
   9.4. Junction Temperature ....................................................................................................................................... 17
   9.5. Maximum Safe Ambient Temperature .................................................................................................................. 17
   9.6. Operating Temperature Range ........................................................................................................................... 17
   9.7. Dynamic Power Multiplier (DPM) ........................................................................................................................ 18
   9.8. Power Budgeting ............................................................................................................................................... 18
   9.9. Dynamic Power Savings .................................................................................................................................... 18
   9.10. Activity Factor Calculation .............................................................................................................................. 19
   9.11. Thermal Impedance and Airflow ........................................................................................................................ 19
   9.13. Power Calculator Assumptions .......................................................................................................................... 20
References .......................................................................................................................................................................... 22
Technical Support Assistance ............................................................................................................................................. 23
Revision History ................................................................................................................................................................... 24
Figures

Figure 5.1. Power Controller State Diagram (STDBY, STOP) ................................................................................................................8
Figure 5.2. Power Controller Block Diagram .................................................................................................................................8
Figure 5.3. IPexpress Power Controller ........................................................................................................................................10
Figure 5.4. Power Controller Waveform ........................................................................................................................................11
Figure 6.1. INRDB, LVDSOB Primitive ........................................................................................................................................12
Figure 6.2. IPexpress Dynamic Bank Controller ..........................................................................................................................12
Figure 7.1. Power Guard Primitive .....................................................................................................................................................13
Figure 7.2. IPexpress Power Guard ...................................................................................................................................................13
Figure 8.1. Low Power Design Implementation ..........................................................................................................................15
Figure 9.1. Power Calculator Main Window ..................................................................................................................................16
Figure 9.2. Dynamic Power Options ...............................................................................................................................................18
Updated Figure 5.2. Power Controller Block Diagram ..................................................................................................................24

Tables

Table 4.1. Power Supply Description and Voltage Levels ...........................................................................................................7
Table 5.1. Power Supply Description and Voltage Levels .............................................................................................................9
Table 5.2. IPexpress Power Controller Descriptions ....................................................................................................................10
# Acronyms in This Document

A list of acronyms used in this document.

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC</td>
<td>Alternating Current</td>
</tr>
<tr>
<td>AF</td>
<td>Activity Factor</td>
</tr>
<tr>
<td>DC</td>
<td>Direct Current</td>
</tr>
<tr>
<td>FPGA</td>
<td>Field-Programmable Gate Array</td>
</tr>
<tr>
<td>I2C</td>
<td>Inter-Integrated Circuit</td>
</tr>
<tr>
<td>I/O</td>
<td>Input/Output</td>
</tr>
<tr>
<td>JTAG</td>
<td>Joint Test Action Group</td>
</tr>
<tr>
<td>LUT</td>
<td>Look Up Table</td>
</tr>
<tr>
<td>LVDS</td>
<td>Low-Voltage Differential Signaling</td>
</tr>
<tr>
<td>NCD</td>
<td>Native Circuit Description</td>
</tr>
<tr>
<td>PCB</td>
<td>Printed Circuit Board</td>
</tr>
<tr>
<td>POR</td>
<td>Power-On-Reset</td>
</tr>
</tbody>
</table>
1. **Introduction**

Key requirements for many of today’s high volume FPGA applications are low power consumption and operation within challenging thermal environments. The MachXO3™ family is available in two VCC variants (E=1.2 V, C=2.5 V/3.3 V) and in a variety of packages with varying thermal characteristics. In addition, design characteristics and ambient temperature affect the overall power consumption and thermal performance. This technical note describes how to estimate and analyze power and thermal characteristics, and how to use the Lattice Power Calculator Tool to achieve system design goals.

2. **FPGA Power Consumption**

The power consumption of a device can be broken down coarsely into the static (or DC) element and the dynamic (or AC) element. These elements have the following dependencies with respect to the junction temperature (TJ) of the die.

- Static power is a result of the leakage associated with the transistors. There are two types of static leakage.
  - Static leakage which has a strong temperature dependency
  - DC bias which is fairly constant across temperature
- Dynamic power is caused by the toggling of signals in the transistor.
  - Dynamic power is fairly constant across temperature

3. **Power and Thermal Considerations in Device Selection**

To ensure a package stays within a safe operating environment envelope system designers must take care when selecting a device variant from the MachXO3 family (see the Maximum Safe Ambient Temperature section). As the design progresses, designers should follow the power calculation process described in this technical note to determine final power and thermal performance of their selected density, package and VCC. To assist with the initial decision, below are some general guidelines.

- System designs with thermally controlled environments (less than 60 °C ambient) can typically choose a VCC = 3.3 V MachXO3 ‘C’ device. If significant logic resources are utilized (high LUT utilization in 4K densities and up) and the FPGA design operates with a moderate to high activity factor (see the Activity Factor Calculation section), the designer is strongly encouraged to use the Lattice Power Estimator tool before finalizing a VCC = 3.3 V MachXO3 ‘C’ device selection. MachXO3 designs with a high dynamic power component may require utilizing one of the mitigation techniques described below.

3.1. **Thermal Mitigation Techniques**

For MachXO3 designs which operate in higher ambient temperature environments or include a significant number of resources with a high activity factor, the designer should consider one of the following mitigation techniques:

- Use a lower core VCC: The MachXO3 ‘C’ devices support a VCC of either 3.3 V or 2.5 V. Power dissipation inside the FPGA can typically be reduced by 25% using a VCC = 2.5 V (over VCC=3.3 V). This improves the thermal performance of the FPGA.
- Use the lowest core VCC: The MachXO3 ‘E’ devices support a VCC of 1.2 V and provides more thermal headroom for a typical MachXO3 design. Power dissipation inside the FPGA can typically be reduced by 60% using a VCC = 1.2 V (over VCC=3.3 V), significantly improving the thermal performance of the FPGA.
- Add a Heatsink: Thermal performance of an FPGA design, including the maximum safe ambient temperature, are highly dependent on the thermal impedance of the MachXO3 density and package. Adding a heat sink or other thermal management strategy may be required, depending on the design. See the Thermal Impedance and Airflow section for more details.

When designing complex hardware using the MachXO3 PLD, specifically the L version, designers must pay special attention to critical hardware configuration requirements. This technical note steps through these critical hardware requirements related to the MachXO3L/LF devices. This document does not provide detailed step-by-step instructions but gives a high-level summary checklist to assist in the design process.
4. Power Modes

FPGA designers often minimize power consumption by turning off subsystems while configured and operational. Design modes of operation are typically categorized into the following:

**Normal operation:**
- Device is fully operational and all circuits are active
- Highest power consumption

**Low power operation:**
- Subsystems are dynamically shut down when not required
- Average to low power consumption

**Ultra low power standby:**
- All subsystems are shut down
- Lowest power consumption provides the best option for prolonged battery life

The MachXO3L/LF offers a flexible architecture that allows many on-chip components to be dynamically turned off during the low power operation modes. These features are listed in Table 4.1.

**Table 4.1. Power Supply Description and Voltage Levels**

<table>
<thead>
<tr>
<th>Device Component</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bandgap</td>
<td>The Bandgap can be turned off in standby mode. When the Bandgap is turned off analog circuitry such as the PLLs, on-chip oscillator, and referenced and differential I/O buffers are also turned off.</td>
</tr>
<tr>
<td>Power-On-Reset (POR)</td>
<td>The POR can be turned off in standby mode. This circuit monitors $V_{CC}$ levels. In the event of unsafe $V_{CC}$ drops, this circuit reconfigures the MachXO3L/LF device. When the POR circuitry is turned off, limited power detection circuitry is still active. This option is only recommended for applications in which the power supply rails are reliable.</td>
</tr>
<tr>
<td>On-Chip Oscillator</td>
<td>The on-chip oscillator has two power-saving features. It may be statically switched off when not used in a design. It can also be turned off in standby mode.</td>
</tr>
<tr>
<td>PLL</td>
<td>Similar to the on-chip oscillator, the PLL also has two power-saving features. It can be statically switched off if it is not needed in a design. It can also be turned off in standby mode.</td>
</tr>
<tr>
<td>I/O Bank Controller</td>
<td>Referenced and differential I/O buffers (used to implement standards such as LVDS) consume more than ratioed single-ended I/Os such as LVCMOS. The I/O bank controller allows the designer to turn these I/Os off dynamically on a per-bank basis.</td>
</tr>
<tr>
<td>Dynamic Clock Enable for Primary Clock Nets</td>
<td>Each primary clock net can be dynamically disabled to save power.</td>
</tr>
<tr>
<td>Power Guard</td>
<td>Power Guard is a feature implemented in input buffers. This feature allows designers to switch off the input buffer when it is not needed. This feature can be used in both clock and data paths. Its biggest impact is in the standby mode when it can be used to switch off clock inputs that are distributed using general routing resources.</td>
</tr>
</tbody>
</table>
5. **Power Controller**

The MachXO3L/LF PLD includes a Power Controller to ensure smooth transitions into and out of standby mode. The Power Controller’s two primary signals, STOP and STDBY, transitions are shown in Figure 5.1.

![Figure 5.1. Power Controller State Diagram (STDBY, STOP)](image)

The detailed Power Controller block diagram is shown in Figure 5.2 and its ports are defined in Table 5.1. The timeout signal is generated from an optional 8-bit Timer Counter which divides the input clock source by 28 (or 256). This injects a delay between the STOP and STDBY signals.

![Figure 5.2. Power Controller Block Diagram](image)
Table 5.1. Power Supply Description and Voltage Levels

<table>
<thead>
<tr>
<th>Port</th>
<th>I/O</th>
<th>Optional</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>Input</td>
<td>Yes</td>
<td>Clock source to the Timer Delay block.</td>
</tr>
<tr>
<td>USERTIMEOUT</td>
<td>Input</td>
<td>Yes</td>
<td>An active high enable signal for the Timer Counter block.</td>
</tr>
<tr>
<td>USERSTDBY</td>
<td>Input or Hardwired</td>
<td>Yes</td>
<td>A rising edge of this signal begins the shut-down sequence to enter standby. A falling edge of this signal begins the wake up sequence from standby. The USERSTDBY signal is from user logic or hardwire from the Configuration logic. The signals CFGSTDBY and CFGWAKE are used to provide simulation support for the Configuration I²C and SPI standby and wake commands. These ports should be connected to the matching ports on the EFB.</td>
</tr>
<tr>
<td>CLRFLAG</td>
<td>Input</td>
<td>Yes</td>
<td>Asynchronous active high reset for the standby flag. User logic should assert a high pulse on this signal once device has woken up to clear the SFLAG.</td>
</tr>
<tr>
<td>STOP</td>
<td>Output</td>
<td>Yes</td>
<td>Active high signal which is a precursor to the STDBY signal. The delay from STOP to STDBY is determined by the 8-bit Timer Counter block. The STOP signal is used to prepare logic for standby by switching off clocks, signals and others.</td>
</tr>
<tr>
<td>STDBY</td>
<td>Output</td>
<td>No</td>
<td>Active high signal through general routing to user logic, I/O pads, oscillator, and PLLs. Used to place logic in standby.</td>
</tr>
<tr>
<td>SFLAG</td>
<td>Output</td>
<td>Yes</td>
<td>This flag signal goes high to alert user logic that the device is in standby.</td>
</tr>
<tr>
<td>PORoff1</td>
<td>Hardwired</td>
<td>Yes</td>
<td>Shut-off signal to the Power Detector circuitry (POR). Power Detector circuitry is used to determine if there has been a drop in VCC. If so, the device is reconfigured.</td>
</tr>
<tr>
<td>BGoff1</td>
<td>Hardwired</td>
<td>Yes</td>
<td>Shut-off signal to bandgap circuitry found in the MachXO3Li/LF E versions for additional power savings. When the bandgap circuitry is turned off, POR circuitry, analog circuits (PLL, oscillator, and differential I/Os) are turned off.</td>
</tr>
<tr>
<td>BGstable</td>
<td>Hardwired</td>
<td>No</td>
<td>The BGstable signal is a signal from the bandgap circuit. This signal is released only after the bandgap circuitry is stable.</td>
</tr>
</tbody>
</table>

*Note: When POR is shut off, limited Power Detector circuitry is still active. This option is only recommended for applications where the power supply rails are reliable. VCC must remain within the data sheet recommended range, otherwise device functionality cannot be guaranteed.

The Power Controller can be configured using IPexpress™, as shown in Figure 5.3.
Figure 5.3. IPexpress Power Controller

Table 5.2. IPexpress Power Controller Descriptions

<table>
<thead>
<tr>
<th>Entry</th>
<th>Type</th>
<th>Values</th>
<th>Default Value</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Entry Signals</td>
<td>Combo Box</td>
<td>User, Configuration</td>
<td>User</td>
<td>Configuration includes JTAG and I2C.</td>
</tr>
<tr>
<td>Stop to Standby Delay</td>
<td>Combo Box</td>
<td>User, Counter, Bypass</td>
<td>Bypass</td>
<td>User enables the USERTIMEOUT signal for the Timer Counter. When Bypass is selected there is no delay between the STOP and STDBY signals.</td>
</tr>
<tr>
<td>Wake</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Wake Signals</td>
<td>Combo Box</td>
<td>User, Configuration</td>
<td>User</td>
<td></td>
</tr>
<tr>
<td>Standby</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Enable Standby Flags</td>
<td>Check Box</td>
<td>TRUE, FALSE</td>
<td>TRUE</td>
<td></td>
</tr>
<tr>
<td>Turn off Bandgap when</td>
<td>Check Box</td>
<td>TRUE, FALSE</td>
<td>FALSE</td>
<td>When the bandgap circuitry is turned off, POR circuitry, analog circuits (PLL, oscillator, and differential I/Os) are turned off.</td>
</tr>
<tr>
<td>in Standby¹</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Turn off POR when in</td>
<td>Check Box</td>
<td>TRUE, FALSE</td>
<td>FALSE</td>
<td>Power Detector circuitry is used to determine if there has been a drop on VCC. If there has been one, then the device is reconfigured.</td>
</tr>
<tr>
<td>Standby¹</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Note: When POR is shut off, limited Power Detector circuitry is still active. This option is only recommended for applications where the power supply rails are reliable. VCC must remain within the data sheet recommended range, otherwise device functionality cannot be guaranteed.

The Power Controller sequence for entering and exiting standby is shown in Figure 5.4.
When designing with the Power Controller, users should be aware of the following:

- The software produces an error if the Power Controller USRSTDBY signal is turned off during standby. This is to prevent a lock-up situation.
- When the Power Detector circuitry is turned off, there is still some limited circuitry within the Power Detector that is active. It is recommended to turn off the Power Detector circuitry only if the power supply rails are reliable. $V_{cc}$ must remain within the data sheet recommended range or functionality cannot be guaranteed.
- When the Bandgap circuitry is turned off, Power Detector circuitry, analog circuits (PLL, oscillator and differential I/Os) are turned off.
6. **Bank Controller**

Referenced, differential and LVDS I/O standards consume more power than other I/O standards and are not always required to be active. The active high Bank Controller allows the designer to turn these I/Os off dynamically on a per bank selection. The Dynamic InRD (input referenced and differential I/Os) is used to turn off referenced and differential inputs. Dynamic LVDS control is used to turn off the LVDS output driver. The Bank Controller can be instantiated using the primitives shown (BCINRD for dynamic InRD, BCLVDSO for dynamic LVDS) in Figure 6.1 or using IPexpress, as shown in Figure 6.2.

![Figure 6.1. INRDB, LVDSOB Primitive](image)

When designing with the Bank Controller, users should be aware of the following:

- The software produces an error if the Bank Controller control signal is from a referenced or differential I/O in the bank which is enabled by the Bank Controller. This is to prevent a lock-up situation.
- Powering off the bandgap overrides the Bank Controller.
7. Power Guard

The Power Guard (PG) feature minimizes dynamic power consumption on routing by gating signals at the input pin. To prevent this loss, especially on large fan-out or heavily loaded nets like clocks, inputs can be “Power Guarded”. Power Guard prevents logic from getting on nets using an active high control signal. The Power Guard primitive component, as shown in Figure 7.1, can be included in your clock or data paths. For large buses, IPexpress can be used as shown in Figure 7.2.

![Power Guard Primitive](image)

**Figure 7.1. Power Guard Primitive**

![IPexpress Power Guard](image)

**Figure 7.2. IPexpress Power Guard**

When designing with Power Guard, be aware of the following:

- The software produces an error if the Power Guard control signal is from the output of the Power Guard component. This is to prevent a lock-up situation.
8. **Low Power Design Implementation**

Figure 8.1 shows an example design implementation utilizing the MachXO3L/LF low-power architectural components. In this design, there are four power level states:

1. Normal operation
2. Normal operation except video display is turned off
3. Preparing for standby
4. Standby

In this example design:

- White blocks are normal FPGA logic.
- Gray blocks are MachXO3L/LF components associated with low power consumption.
- The clock CLK goes through the Power Guard component because it is a high fan-net in the design. The STDBY signal is used to block the clock signal from getting onto the routing, thus reducing dynamic power.
- The signal LVDSENI is used to turn off the LVDS I/Os of the video display using the Bank Controller BCLVDSO, reducing static and dynamic power.
- A Power State Machine is used to step through the various states of the design. The bullets below describe what happens at each state:
  - Normal operation video display and I/O Expander are communicating with external memory and peripherals.
  - Video display is not being used and the LVDSENI signal is asserted high. The LVDS I/Os are disabled, thereby reducing static and dynamic power.
  - The device begins the low power standby sequence:
    - USERSDBY is asserted high and is used by the Power Controller to assert high STOP.
    - The video display and I/O Expander logic prepare for standby.
    - After the delay CLKX/256 from the Power Controller Timer Counter the STDBY signal is asserted high.
    - SFLAG is asserted high. Power Guard blocks the CLK signal from getting on high fan-out routing. Bank Controller turns off the LVDS I/Os. Video Display and I/O Expander logic are in standby reaching the lowest power state.
  - When in the low power standby state the device waits for the signal Wakeup before resuming normal operation.
Figure 8.1. Low Power Design Implementation
9. Power Supply Sequencing and Hot Socketing

MachXO3L/LF devices are designed to ensure predictable behavior during power-up and power-down. During power-up and power-down sequences, the I/Os remain in tri-state until the power supply voltage is high enough (VCCMIN) to ensure reliable operation. In addition, leakage into I/O pins is controlled to within the limits specified in MachXO3 Family Data Sheet (FPGA-DS-02032), allowing for easy integration with the rest of the system.

9.1. Power Calculator

The Power Calculator is a powerful tool that allows users to estimate the power consumption of a device. This tool offers an Estimation mode for “what-if” analysis, and enables designers to import NCD design files to accurately estimate power for their designs. The background engine performs each calculation quickly and accurately.

When running the Power Calculator tool in Estimation mode, designers provide estimates of the utilization of various components and the tool provides an estimate of the power consumption. This is a good start, especially for “what-if” analysis and device selection.

Calculation mode is a more accurate approach, where the designer imports the actual device utilization by importing the post Place and Route netlist design file (or NCD file). Each component of the device (e.g., LUT, register, EBR, I/O etc.) has its own coefficients for static and dynamic power. Certain selections in the Power Calculator tool affect some of these coefficients as discussed in the next section.

Users can also import a Trace Report (or TWR) file where the frequencies for various clocks are also imported. Note that the Trace Report only includes frequencies of the clock nets that are constrained in the Preference file.

The default Activity Factor (AF%) for dynamic power calculation is set to 10% in the Power Calculator. Users can change the default AF for the entire project or for each clock net individually. Activity Factor is discussed in more detail later in this document.

9.2. Power Calculator and Power Equations

Please refer to the Lattice Diamond® Tutorial for launching and using the Power Calculator tool under Help > Diamond Help.

Once you step through the procedure, you can see the window illustrated in Figure 9.1.

![Figure 9.1. Power Calculator Main Window](image-url)
It is important to understand how the options available with the Power Calculator affect the power consumption of a device. For example, if the ambient temperature is changed, it affects the junction temperature, according to the following equation:

\[ T_J = T_A + \theta_{JA,\text{EFFECTIVE}} \times P \]  

(1)

Where \( T_J \) and \( T_A \) are the junction and ambient temperatures, respectively, and \( P \) is the power. \( \theta_{JA,\text{EFFECTIVE}} \) is the effective thermal impedance between the die and its environment.

The junction temperature is directly proportional to the ambient temperature. An increase in \( T_A \) increases \( T_J \) and results in an increase of the static leakage component.

Selecting the Process Type again affects the static leakage; in particular, the static leakage coefficient changes. The DC Bias component is constant across the range.

For dynamic power, increasing the frequency of toggling increases the dynamic component of power.

9.3. Typical and Worst Case Process Power/\( I_{CC} \)

Another factor that affects DC power is process variation. This variation, in turn, causes variation in quiescent power. Power Calculator takes these factors into account and allows designers to specify either a typical process or a worst case process.

9.4. Junction Temperature

Junction temperature is the temperature of the die during operation. It is one of the most important factors that affect the device power. For a fixed junction temperature, voltage and device package combination, quiescent power is fixed.

Ambient temperature affects the junction temperature as shown in Equation 1. Devices operating in a high-temperature environment have higher leakage since their junction temperatures are higher. Power Calculator models this ambient-to-junction temperature dependency. When the user provides an ambient temperature, it is rolled into an algorithm that calculates the junction temperature and power through an iterative process to find the thermal equilibrium of the system (device running with the design) with respect to its environment (\( T_A \), airflow, and others).

9.5. Maximum Safe Ambient Temperature

Maximum Safe Ambient Temperature is one of the most important numbers displayed in the Summary tab of the Power Calculator. This is the maximum ambient temperature at which the design can run without violating the junction temperature limits for commercial or industrial devices.

Power Calculator uses an algorithm to accurately predict this temperature. The algorithm adjusts itself as the user changes options such as voltage, process, frequency, AF% etc. (or any factor that may affect the power dissipation of the device).

9.6. Operating Temperature Range

When designing a system, users must make sure that a device operates at specified temperatures within the system environment. This is particularly important to consider before a system is designed. With Power Calculator, users can predict device thermodynamics and estimate the dynamic power budget. The ability to estimate a device’s operating temperature prior to board design also allows the designer to better plan for power budgeting and airflow.

Although total power, ambient temperature, thermal resistance and airflow all contribute to device thermodynamics, the junction temperature (as specified in MachXO3 Family Data Sheet (FPGA-DS-02032)) is the key to device operation. The allowed junction temperature range is 0 °C to 85 °C for commercial grade devices and –40 °C to 100 °C for industrial grade devices. If the junction temperature of the die is not within these temperature ranges, the performance and reliability of the device’s functionality cannot be guaranteed.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
9.7. Dynamic Power Multiplier (DPM)

The user-defined frequency of operation makes this problem even more complex. To help resolve this issue, the Dynamic Power Multiplier provides some guard bands for system and board designers.

The Dynamic Power Multiplier is defaulted to “1” which means the dynamic power is what it is. If the user wishes to add 20% additional dynamic power, the DPM can be set to 1.2 (1 + 20%) and it can be placed against the appropriate power supply. This increases the dynamic power for that supply by 20% and provides designers with some guard band (if needed).

9.8. Power Budgeting

The Power Calculator provides the power dissipation of a design under a given set of conditions. It also predicts the junction temperature (TJ) for the design. If the junction temperature is outside the limits specified in MachXO3 Family Data Sheet (FPGA-DS-02032), the viability of operating the device at this junction temperature must be re-evaluated.

A commercial grade device is likely to show speed degradation with a junction temperature above 85 °C and an industrial grade device at a junction temperature degrades above 100 °C. It is required that the die temperature be kept below these limits to achieve the guaranteed speed operation.

Operating a device at a higher temperature also means a higher Static ICC. The difference between the Total ICC and the Static ICC (both Static ICC and Dynamic ICC) at a given temperature provides the Dynamic ICC budget available. If the device runs at a Dynamic ICC higher than this budget, the total ICC is also higher. This causes the die temperature to rise above the specified operating conditions.

The four factors of power, ambient temperature, thermal resistance and airflow, can also be varied and controlled to reduce the junction temperature of the device. The Power Calculator is a powerful tool to help system designers to properly budget the FPGA power that, in turn, helps improve the overall system reliability.

9.9. Dynamic Power Savings

The Power Calculator dynamically estimates the power when the Power Controller, Bank Controller and Power Guard are implemented in a design by simply enabling or disabling the components.

![Figure 9.2. Dynamic Power Options](image-url)
9.10. Activity Factor Calculation

The Activity Factor% (or AF%) is defined as the percentage of frequency (or time) that a signal is active or toggling the output. Most resources associated with a clock domain are running or toggling at some percentage of the frequency at which the clock is running. Users must provide this value as a percentage under the AF% column in the Power Calculator tool.

Another term for I/Os is the I/O Toggle Rate. The AF% is applicable to the PFU, Routing, and Memory Read Write Ports, etc. The activity of I/Os is determined by the signals provided by the user (in the case of inputs) or as an output of the design (in the case of outputs). The rates at which the I/Os toggle define their activity. The I/O Toggle Rate or the I/O Toggle Frequency is a better measure of their activity.

The Toggle Rate (or TR) in MHz of the output is defined in the following equation:

$$\text{Toggle Rate (MHz)} = \frac{1}{2} \times f \times \text{AF\%}$$  \hspace{1cm} (2)

Users are required to provide the TR (MHz) value for the I/O instead of providing the frequency and AF% for other resources. AF can be calculated for each routing resource, output or PFU. However, this involves long calculations. The general recommendation for a design occupying roughly 30% to 70% of the device is an AF% between 15% and 25%. This is an average value. The accurate value of an AF depends upon clock frequency, stimulus to the design and the final output.

9.11. Thermal Impedance and Airflow

A common method for characterizing a packaged device’s thermal performance is with Thermal Resistance, $\theta$. For a semiconductor device, thermal resistance indicates the steady state temperature rise of the die junction above a given reference for each watt of power (heat) dissipated at the die surface. Its units are °C/W.

The most common examples are $\theta_{JA}$, Thermal Resistance Junction-to-Ambient (in °C/W) and $\theta_{JC}$, Thermal Resistance Junction-to-Case (also in °C/W). Another factor is $\theta_{JB}$, Thermal Resistance Junction-to-Board (in °C/W).

Knowing the reference (i.e. ambient, case, or board) temperature, the power, and the relevant $\theta$ value, the junction temperature can be calculated per the following equations.

$$T_J = T_A + \theta_{JA} \times P$$ \hspace{1cm} (3)
$$T_J = T_C + \theta_{JC} \times P$$ \hspace{1cm} (4)
$$T_J = T_B + \theta_{JB} \times P$$ \hspace{1cm} (5)

Where $T_J$, $T_A$, $T_C$ and $T_B$ are the junction, ambient, case (or package) and board temperatures (in °C), respectively. $P$ is the total power dissipation of the device.

$\theta_{JA}$ is commonly used with natural and forced convection air-cooled systems. $\theta_{JC}$ is useful when the package has a high conductivity case mounted directly to a PCB or heatsink. And $\theta_{JB}$ applies when the board temperature adjacent to the package is known.

Power Calculator utilizes the ambient temperature (°C) to calculate the junction temperature (°C) based on the $\theta_{JA}$ for the targeted device. Users can also provide the airflow values (in LFM) to obtain a more accurate junction temperature value.

To improve airflow effectiveness, it is important to maximize the amount of air that flows over the device or the surface area of the heat sink. The airflow around the device can be increased by providing an additional fan or increasing the output of the existing fan. If this is not possible, baffling the airflow to direct it across the device may help. This means the addition of sheet metal or objects to provide the mechanical airflow guides to guide air to the target device. Often the addition of simple baffles can eliminate the need for an extra fan. In addition, the order in which air passes over devices can impact the amount of heat dissipated.
9.12. Reducing Power Consumption

One of the most critical challenges for designers today is reducing the system power consumption. A low-order reduction in power consumption goes a long way, especially in modern hand-held devices and electronics. There are several design techniques that can be used to significantly reduce overall system power consumption. Some of these include:

- Using the MachXO3L/LF power saving architecture features like Power Controller, Bank Controller and Power Guard.
- Reducing operating voltage while staying within data sheet limits.
- Operating within the specified package temperature limitations.
- PLL jitter/power option within iPexpress
- Confirm if input-only bank saves power
- Using optimum clock frequency reduces power consumption, as the dynamic power is directly proportional to the frequency of operation. Designers must determine if some portions of the design can be clocked at a lower rate that reduces power.
- Reducing the span of the design across the device. A more closely-placed design uses fewer routing resources and therefore less power.
- Reducing the voltage swing of the I/Os where possible.
- Ensuring input logic levels are not left floating but pulled either up or down.
- Ensuring no I/O pull-up/down conflicts with other components on the board.
- Using optimum encoding where possible. For example, a 16-bit binary counter has, on average, only 12% activity factor and a 7-bit binary counter has an average of 28% activity factor. On the other hand, a 7-bit LFSR counter toggles at an activity factor of 50%, which causes higher power consumption. A gray code counter, where only one bit changes at each clock edge, uses the least amount of power, as the activity factor is less than 10%.
- Minimizing the operating temperature by the following methods:
  - Use packages that can better dissipate heat, such as ceramic packages.
  - Place heat sinks and thermal planes around the device on the PCB.
  - Use better airflow techniques, such as mechanical airflow guides and fans (both system fans and device mounted fans).
- To achieve the lowest standby power:
  - All clocks and combinatorial logic should be held at a steady state
  - All inputs should be held at a rail; if not possible, toggling inputs should gated using Power Guard
  - All outputs should be tri-stated and the Bank Controller should turn off referenced and LVDS outputs
  - Internal oscillator should be turned off using the STDBY port
  - PLLs should be turned off using the STDBY port
  - Bandgap and POR should be turned off using the Power Controller

9.13. Power Calculator Assumptions

The following are the assumptions made by the Power Calculator.

- The Power Calculator tool uses equations with constants based on a room temperature of 25 °C. The default temperature of 25 °C can be changed.
- Users can define the ambient temperature (T_A) for device junction temperature (T_J) calculation based on the power estimation. T_J is calculated from the user-entered T_A and the power calculation of typical room temperature.
- I/O power consumption is based on an output loading of 5 pF. Designers have the ability to change this capacitive loading.
- Users can estimate power dissipation and current for each type of power supply (V_{CC}, V_{CCO}).
- The nominal V_{CC} is used by default to calculate power consumption. A lower or higher V_{CC} can be chosen from a list of available values.
- θ_JA can be changed to better estimate the operating system manually or by entering Airflow in Linear Feet per Minute (LFM) along with a Heat Sink options.
- The default value of the I/O types for MachXO3L/LF devices is LVCMOS25, 8 mA.
The activity factor (AF) is defined as the toggle rate of the registered output. For example, assuming that the input of a flip-flop is changing at every clock cycle, 100% AF of a flip-flop running at 100 MHz is 50 MHz. The default activity factor for logic is 10%.
References

For more information related to power and thermal estimation and management for MachXO3 Devices, refer to the web pages below.

- MachXO3 Family Devices Web Page
- Boards, Demos, IP Cores, and Reference Designs for MachXO3 Family Devices
- Lattice Insight for Training Series and Learning Plans
Technical Support Assistance

- Submit a technical support case through www.latticesemi.com/techsupport.
- For frequently asked questions, please refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.
# Revision History

## Revision 1.7, May 2024

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>Disclaimers</td>
<td>Updated this section.</td>
</tr>
<tr>
<td>Power Controller</td>
<td>Updated Figure 5.2. Power Controller Block Diagram to add Rising Edge Detect block.</td>
</tr>
</tbody>
</table>

## Revision 1.6, August 2023

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Corrected overall formatting issues.</td>
</tr>
<tr>
<td>References</td>
<td>Newly added section</td>
</tr>
<tr>
<td>Technical Support Assistance</td>
<td>Added the link to the Lattice Answer Database.</td>
</tr>
</tbody>
</table>

## Revision 1.5, January 2020

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>• Changed document number from TN1289 to FPGA-TN-02059.</td>
</tr>
<tr>
<td></td>
<td>• Updated document template.</td>
</tr>
<tr>
<td>Disclaimers</td>
<td>Added this section.</td>
</tr>
</tbody>
</table>

## Revision 1.4, October 2017

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Changed document title to “Power and Thermal Estimation and Management for MachXO3 Devices.”</td>
</tr>
<tr>
<td>Introduction</td>
<td>General update</td>
</tr>
<tr>
<td>FPGA Power Consumption</td>
<td>Added this section.</td>
</tr>
<tr>
<td>Power and Thermal</td>
<td>Added this section.</td>
</tr>
<tr>
<td>Considerations in Device</td>
<td>Removed this section.</td>
</tr>
<tr>
<td>Selection</td>
<td></td>
</tr>
<tr>
<td>Recommended Power-up</td>
<td></td>
</tr>
<tr>
<td>Sequence</td>
<td></td>
</tr>
<tr>
<td>Power Calculator</td>
<td>Added paragraph regarding device component coefficient for static and dynamic power.</td>
</tr>
<tr>
<td>Power Calculator Hardware</td>
<td>Removed this section.</td>
</tr>
<tr>
<td>Assumptions</td>
<td></td>
</tr>
</tbody>
</table>

## Revision 1.3, June 2015

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Temperature Range</td>
<td>Changed allowed junction temperature range for industrial grade devices.</td>
</tr>
<tr>
<td>Technical Support Assistance</td>
<td>Updated contact information.</td>
</tr>
</tbody>
</table>

## Revision 1.2, March 2015

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Added MachXO3LF support.</td>
</tr>
</tbody>
</table>

## Revision 1.1, July 2014

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Product name/trademark adjustment.</td>
</tr>
<tr>
<td>Power Controller</td>
<td>Removed references to LVCMOS I/Os.</td>
</tr>
<tr>
<td>Low Power Design Implementation</td>
<td>Updated description of example design implementation and revised Figure 8.1. Low Power Design Implementation.</td>
</tr>
</tbody>
</table>
### Revision 1.0, April 2014

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Initial release</td>
</tr>
</tbody>
</table>