Migrating Designs from AMD CPLD/FPGA Devices to Lattice FPGA Devices

Application Note

FPGA-AN-02081-1.0

March 2024
Disclaimers
Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer’s responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, “HIGH-RISK USES”). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language
This document was created consistent with Lattice Semiconductor’s inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice’s inclusive language FAQ 6878 for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.
Contents

Abbreviations in This Document ........................................................................................................ 3
1. Competitive Positioning ...................................................................................................................... 7
   1.1. Lattice FPGA Devices .............................................................................................................. 9
   1.2. AMD CPLD/FPGA Devices .................................................................................................... 10
   1.3. Device Competitive Positioning Summary ................................................................................ 10
       1.3.1. FPGA Architecture ......................................................................................................... 10
       1.3.2. CPLD Architecture ......................................................................................................... 15
       1.3.3. Device Temperature Grades .......................................................................................... 17
   1.4. Device Part Number and Speed Grade ..................................................................................... 17
       1.4.1. AMD Part Number Description ...................................................................................... 17
       1.4.2. Lattice Part Number Description .................................................................................... 18
       1.4.3. Lattice Ordering Part Numbers Example ......................................................................... 18
2. Architecture Differences .................................................................................................................... 19
   2.1. Old AMD FPGA Terminology .................................................................................................. 19
   2.2. LUT4 vs LUT6 ......................................................................................................................... 20
       2.2.1. Architecture Description and Differences ....................................................................... 20
       2.2.2. Architecture LUT Size is a Strategic Decision ................................................................. 21
       2.2.3. Design Conversion Recommendations .......................................................................... 22
   2.3. I/O, Voltage, and Bank ............................................................................................................ 22
       2.3.1. Architecture Description and Differences ....................................................................... 22
       2.3.2. Voltage Mix within the Same Bank ............................................................................... 23
       2.3.3. Design Conversion Recommendations .......................................................................... 23
   2.4. Clocking Resources ................................................................................................................ 24
       2.4.1. Clocking Architectures Comparison .............................................................................. 24
       2.4.2. Design Conversion Recommendations .......................................................................... 25
   2.5. PLL/MMCM/DCM ...................................................................................................................... 25
       2.5.1. Architecture Primitives Comparison .............................................................................. 25
       2.5.2. CMT Features Comparison ............................................................................................ 27
       2.5.3. Design Conversion Recommendations .......................................................................... 27
   2.6. Internal Memory Configuration ................................................................................................ 28
       2.6.1. Embedded and Distributed Memory Comparison ........................................................... 28
       2.6.2. Source HDL Code Example ............................................................................................ 29
       2.6.3. Large Memory Blocks .................................................................................................... 30
       2.6.4. Read and Write Priority .................................................................................................. 30
       2.6.5. Memory Size and Configuration ..................................................................................... 33
       2.6.6. Memory Primitives Comparison ...................................................................................... 33
       2.6.7. Design Conversion Recommendations .......................................................................... 34
   2.7. DSP Blocks ............................................................................................................................... 37
       2.7.1. DSP Architectures Comparison ........................................................................................ 37
       2.7.2. DSP Features Comparison ............................................................................................... 37
       2.7.3. DSP Port Mapping Comparison ....................................................................................... 38
       2.7.4. Design Conversion Recommendations .......................................................................... 39
       2.7.5. DSP Inferring Design Example ....................................................................................... 39
   2.8. SerDes/Transceivers .................................................................................................................. 41
       2.8.1. SerDes/Transceivers Comparison ................................................................................... 41
       2.8.2. Design Conversion Recommendations .......................................................................... 42
       2.8.3. Lattice Device Supported SerDes Based Standards ......................................................... 42
   2.9. External Memory Interface ....................................................................................................... 44
       2.9.1. Lattice Device Supported Standards ............................................................................... 45
   2.10. Other FPGA Device Hardened Functions .............................................................................. 47
   3. Selecting the Right Equivalent Target Device .............................................................................. 48
3.1. Step 1: Collect Information from the AMD Report File ........................................... 48
3.2. Step 2: Reconsider Your Device Size ........................................................................ 49
3.3. Step 3: Select the Equivalent Device ......................................................................... 49
4. HDL Code Compatibility .............................................................................................. 51
   4.1. Introduction .............................................................................................................. 51
   4.2. Library Declaration and Include Files ................................................................. 52
       4.2.1. VHDL ............................................................................................................ 52
       4.2.2. Verilog ......................................................................................................... 53
4.3. Unrecognized Primitive Modules ............................................................................. 53
4.4. Unrecognized IP Modules ....................................................................................... 54
4.5. Unrecognized Architecture Primitive ...................................................................... 55
4.6. I/O Buffer Primitives ............................................................................................... 56
   4.6.1. Design Conversion Recommendations ............................................................. 56
4.7. HDL Attributes ........................................................................................................ 59
   4.7.1. Introduction ...................................................................................................... 59
   4.7.2. Common Synthesis Attributes Conversion Table ................................................. 59
   4.7.3. Common Architecture Attributes Conversion Table ......................................... 60
   4.7.4. Physical Placement Attributes ......................................................................... 61
   4.7.5. Attributes Conversion Examples ....................................................................... 63
5. Software Tools Comparison .......................................................................................... 65
   5.1. Introduction ........................................................................................................... 65
   5.2. Design Flow Using GUI ....................................................................................... 66
       5.2.1. Introduction .................................................................................................. 66
       5.2.2. FPGA Design Flow ..................................................................................... 68
   5.3. Design Flow Using TCL ....................................................................................... 69
6. Tools Constraint Compatibility ..................................................................................... 70
   6.1. Introduction ........................................................................................................... 70
   6.2. Converting SDC File ............................................................................................ 71
   6.3. Converting UCF File ............................................................................................ 71
   6.4. Converting XDC File ............................................................................................ 72
   6.5. Timing Constraint ................................................................................................ 72
       6.5.1. Timing Constraints Conversion Table .............................................................. 72
       6.5.2. Timing Constraint Best Practice ................................................................... 72
   6.6. Physical Constraint ............................................................................................... 73
       6.6.1. Definition ...................................................................................................... 73
       6.6.2. Physical Constraint Files .............................................................................. 73
       6.6.3. Physical Constraints Conversion ................................................................... 74
   6.7. XDC File Conversion Example ............................................................................. 74
7. Design Simulation .......................................................................................................... 76
   7.1. Supported Simulation Tools and Process ............................................................... 76
8. Device Programming ...................................................................................................... 78
   8.1. Programming Mode Options ................................................................................ 78
   8.2. Bitstream Generation ............................................................................................ 78
       8.2.1. Bitstream Strategy Settings .......................................................................... 79
       8.2.2. Device Constraint Options (sysConfig) ......................................................... 79
       8.2.3. Programmer and Programmer File Utility ...................................................... 80
References ......................................................................................................................... 83
Technical Support Assistance ............................................................................................ 85
Revision History ............................................................................................................... 86

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
Figures
Figure 1.1. IspMACH4000 Family Architecture .......................................................... 16
Figure 1.2. Kintex-7 Part Number Description ................................................................ 17
Figure 1.3. Lattice ECP5/ECP5-5G Part Number Description ........................................... 18
Figure 1.4. Lattice CertusPro-NX Part Number Description ............................................. 18
Figure 2.1. LUT4 Versus LUT6 Based Architectures for 10-input Logic Function ................. 20
Figure 2.2. AMD and Lattice Logic Cell and System Logic Cell Conversion Diagram ............ 21
Figure 2.3. High-level Representation of LUT4 Versus LUT6 Logic Gates ......................... 22
Figure 2.4. Lattice CertusPro-NX Clocking Structure .................................................... 24
Figure 2.5. PLLC Functional Block .............................................................................. 26
Figure 2.6. Lattice IP Catalog for a PLL Configuration Interface ....................................... 28
Figure 2.7. Lattice DP16K and FIFO16K Primitives for Nexus Platform Devices ................. 34
Figure 2.8. FIFO Configuration Interface of Lattice Radiant IP Catalog ............................. 35
Figure 2.9. Wave Forms of FIFO Dual Clock Module With and Without Registers ............... 36
Figure 2.10. Comparison Between AMD and Lattice IP Catalog Interfaces ....................... 38
Figure 2.11. Synplify Pro RTL View ............................................................................ 40
Figure 2.12. Design Implementation Comparison Between AMD DSP48E1 and Lattice MULTPREADD18X18 ................................................................................... 41
Figure 2.13. Lattice CertusPro-NX Device PCS Block ................................................... 42
Figure 2.14. Lattice Radiant Software IP Catalog GUI ..................................................... 43
Figure 2.15. Lattice Radiant Software IP Catalog GUI for Memory Interface Generation ....... 44
Figure 2.16. IP Catalog LPDDR4 Memory Interface Configuration Window ...................... 46
Figure 3.1. Utilization Design Information from AMD Report File ..................................... 48
Figure 4.1. Lattice Radiant Software VHDL Library Name ............................................. 52
Figure 4.2. Lattice Radiant Software Verilog Include Search Path ..................................... 53
Figure 4.3. AMD BUFHCE Equivalent Primitive is Lattice DCC Primitive ...................... 56
Figure 4.4. RTL View of Input, Output and Clock Buffers Automatically Inferred by Lattice Software ......................................................................................... 57
Figure 4.5. Device constraint Editor view of LVDS Buffer Type attribute (Input A) ............... 58
Figure 4.6. I/O Attributes in Map Report ...................................................................... 58
Figure 4.7. Pinout by Pin Number in Map Report .......................................................... 59
Figure 5.1. Lattice Radiant Software Main Interface ......................................................... 66
Figure 5.2. Lattice Radiant software Design Process ..................................................... 68
Figure 5.3. Lattice Design Flow ..................................................................................... 69
Figure 6.1. Lattice Radiant Software Constraints Flow Process ......................................... 70
Figure 6.2. Input Files and Data Flow of Logical and Physical Domains ............................... 71
Figure 7.1. Lattice Radiant Software Simulation Wizard ................................................ 76
Figure 7.2. Radiant Software Design and Simulation Flows .............................................. 77
Figure 7.3. Lattice Radiant Software User Guides .......................................................... 77
Figure 8.1. Lattice Radiant Software Strategies GUI ...................................................... 79
Figure 8.2. Lattice Radiant Software Device Constraint Editor GUI ................................. 80
Figure 8.3. Lattice Radiant Programmer GUI .................................................................. 81
Figure 8.4. Lattice Programming File Utility Control Register GUI ................................... 81
Figure 8.5. Lattice Radiant Deployment Tool GUI ......................................................... 82

Tables
Table 1.1. Selected Device Families for Each Lattice FPGA Device Category ....................... 9
Table 1.2. Summary of AMD CPLD/FPGA Devices ....................................................... 10
Table 1.3. AMD Kintex UltraScale+ Devices and the Closest Lattice Devices Mapping ........ 10
Table 1.4. AMD Artix UltraScale+ Devices and the Closest Lattice Devices Mapping .......... 11
Table 1.5. AMD Kintex-7 Devices and the Closest Lattice Devices Mapping ...................... 11
Abbreviations in This Document
The following table lists abbreviations used in this document.

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>AI</td>
<td>Artificial Intelligence</td>
</tr>
<tr>
<td>AIM</td>
<td>Advanced Interconnect Matrix</td>
</tr>
<tr>
<td>ADC</td>
<td>Analog to Digital Converter</td>
</tr>
<tr>
<td>AES</td>
<td>Advanced Encryption Standard</td>
</tr>
<tr>
<td>AHB</td>
<td>Advanced High-performance Bus</td>
</tr>
<tr>
<td>AMBA</td>
<td>Advanced Microcontroller Bus Architecture</td>
</tr>
<tr>
<td>APB</td>
<td>Advanced Peripheral Bus</td>
</tr>
<tr>
<td>ASIC</td>
<td>Application-Specific Integrated Circuits</td>
</tr>
<tr>
<td>AXI</td>
<td>Advanced eXtensible Interface</td>
</tr>
<tr>
<td>CLB</td>
<td>Configurable Logic Blocks</td>
</tr>
<tr>
<td>CMT</td>
<td>Clock Management Tile</td>
</tr>
<tr>
<td>CRE</td>
<td>Cryptographic Engine</td>
</tr>
<tr>
<td>DCC</td>
<td>Dynamic Clock Control</td>
</tr>
<tr>
<td>DCM</td>
<td>Digital Clock Management</td>
</tr>
<tr>
<td>DCS</td>
<td>Dynamic Clock Select</td>
</tr>
<tr>
<td>DDR3</td>
<td>Double Data Rate Three</td>
</tr>
<tr>
<td>DLL</td>
<td>Delay-Locked Loop</td>
</tr>
<tr>
<td>DSP</td>
<td>Digital Signal Processor</td>
</tr>
<tr>
<td>EBR</td>
<td>Embedded Block of RAM</td>
</tr>
<tr>
<td>ECDSA</td>
<td>Elliptic Curve Digital Signature Algorithm</td>
</tr>
<tr>
<td>ECLK</td>
<td>Edge Clock</td>
</tr>
<tr>
<td>FD-SOI</td>
<td>Fully Depleted Silicon on Insulator</td>
</tr>
<tr>
<td>FPGA</td>
<td>Field Programmable Gate Array</td>
</tr>
<tr>
<td>GLB</td>
<td>Generic Logic Block</td>
</tr>
<tr>
<td>GRP</td>
<td>Global Routing Pool</td>
</tr>
<tr>
<td>GUI</td>
<td>Graphical User Interface</td>
</tr>
<tr>
<td>HDL</td>
<td>Hardware Description Language</td>
</tr>
<tr>
<td>HMAC</td>
<td>Hash-based Message Authentication Code</td>
</tr>
<tr>
<td>HPIO</td>
<td>High-Performance Input/Output</td>
</tr>
<tr>
<td>I2C</td>
<td>Inter-Integrated Circuit</td>
</tr>
<tr>
<td>I/O</td>
<td>Input/Output</td>
</tr>
<tr>
<td>IDE</td>
<td>Integrated Development Environment</td>
</tr>
<tr>
<td>JTAG</td>
<td>Joint Test Action Group</td>
</tr>
<tr>
<td>LC</td>
<td>Logic Cells</td>
</tr>
<tr>
<td>LFCPNX</td>
<td>CertusPro-NX Code Name</td>
</tr>
<tr>
<td>LFD2NX</td>
<td>Certus-NX Code Name</td>
</tr>
<tr>
<td>LFMXO5</td>
<td>MachXO5-NX Code Name</td>
</tr>
<tr>
<td>LIFCL</td>
<td>CrossLink-NX Code Name</td>
</tr>
<tr>
<td>LMMI</td>
<td>Lattice Memory Mapped Interface</td>
</tr>
<tr>
<td>LPDDR4</td>
<td>Low Power Double Data Rate Four</td>
</tr>
<tr>
<td>LRAM</td>
<td>Large Random Access Memory</td>
</tr>
<tr>
<td>LSE</td>
<td>Lattice Synthesis Engine</td>
</tr>
<tr>
<td>LUT</td>
<td>Look Up Table</td>
</tr>
<tr>
<td>LDI</td>
<td>LVDS Display Interface</td>
</tr>
<tr>
<td>Abbreviation</td>
<td>Definition</td>
</tr>
<tr>
<td>--------------</td>
<td>------------------------------------------------</td>
</tr>
<tr>
<td>LSE</td>
<td>Lattice Synthesis Engine</td>
</tr>
<tr>
<td>LVDS</td>
<td>Low Voltage Differential Signaling</td>
</tr>
<tr>
<td>MIPI</td>
<td>Mobile Industry Processor Interface</td>
</tr>
<tr>
<td>ML</td>
<td>Machine Learning</td>
</tr>
<tr>
<td>MMCM</td>
<td>Mixed-Mode Clock Manager</td>
</tr>
<tr>
<td>MUX</td>
<td>Multiplexer</td>
</tr>
<tr>
<td>ORP</td>
<td>Output Routing Pool</td>
</tr>
<tr>
<td>OS</td>
<td>Operating System</td>
</tr>
<tr>
<td>PAR</td>
<td>Place and Route</td>
</tr>
<tr>
<td>PCIe</td>
<td>Peripheral Component Interconnect express</td>
</tr>
<tr>
<td>PCLK</td>
<td>Primary Clock</td>
</tr>
<tr>
<td>PCS</td>
<td>Physical Coding Sublayer</td>
</tr>
<tr>
<td>PIC</td>
<td>Programmable I/O Cell</td>
</tr>
<tr>
<td>PLA</td>
<td>Programmable Logic Array</td>
</tr>
<tr>
<td>PLD</td>
<td>Programmable Logic Device</td>
</tr>
<tr>
<td>PLL</td>
<td>Phase-Locked Loop</td>
</tr>
<tr>
<td>PTAT</td>
<td>Proportional to Absolute Temperature</td>
</tr>
<tr>
<td>RAM</td>
<td>Random Access Memory</td>
</tr>
<tr>
<td>RISC</td>
<td>Reduced Instruction Set Computer</td>
</tr>
<tr>
<td>RTL</td>
<td>Register Transfer Level</td>
</tr>
<tr>
<td>SDC</td>
<td>Synopsys Design Constraint</td>
</tr>
<tr>
<td>SDK</td>
<td>Software Development Kit</td>
</tr>
<tr>
<td>SECDDED</td>
<td>Single Error Correction - Double Error Detection</td>
</tr>
<tr>
<td>SED</td>
<td>Soft Error Detect</td>
</tr>
<tr>
<td>SER</td>
<td>Soft Error Rate</td>
</tr>
<tr>
<td>SerDes</td>
<td>Serializer Deserializer</td>
</tr>
<tr>
<td>SEU</td>
<td>Single Event Upset</td>
</tr>
<tr>
<td>SLC</td>
<td>System Logic Cells</td>
</tr>
<tr>
<td>SoC</td>
<td>System on Chip</td>
</tr>
<tr>
<td>SGMII</td>
<td>Serial Gigabit Media Independent Interface</td>
</tr>
<tr>
<td>TCL</td>
<td>Tool Command Language</td>
</tr>
<tr>
<td>TDP</td>
<td>True Dual Port</td>
</tr>
<tr>
<td>VHDL</td>
<td>VHSIC Hardware Description Language</td>
</tr>
<tr>
<td>VHSIC</td>
<td>Very High Speed Integrated Circuit</td>
</tr>
<tr>
<td>WRIO</td>
<td>Wide-Range Input/Output</td>
</tr>
<tr>
<td>ZIA</td>
<td>Zero-Power Interconnect Array</td>
</tr>
</tbody>
</table>
1. Competitive Positioning

1.1. Lattice FPGA Devices

Lattice Semiconductor offers a wide range of Field Programmable Gate Array (FPGA) devices that suit different industry needs. The selection of one device family depends on multiple factors, such as but not limited to, logic density, number of input/output (I/O) needed, memory requirements, digital signal processing requirements, and security requirements. The main advantages of FPGA devices are flexibility and adaptability. FPGA devices can implement variety of functions and can be reprogrammed infinitely to adapt to the needs of various industry segments. For example, the needs for communication market may be slightly different than the industrial or server market.

Lattice offers a variety of device families that are tuned to the needs of each market segment. The selection of one family depends on multiple factors, such as the needs for security, I/O, signal processing requirements, number of logic cells, number of embedded memory, etc.

For more information on each device family, refer to the respective device family datasheet. For example, you can refer to the CertusPro-NX Family Data Sheet (FPGA-DS-02086) to learn more about the Lattice CertusPro™-NX device family.

Table 1.1. Selected Device Families for Each Lattice FPGA Device Category

<table>
<thead>
<tr>
<th>Category</th>
<th>FPGA Device Family</th>
<th>Device Capabilities</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mid-Range General-Purpose FPGA devices (up to 638 system logic cells)</td>
<td>Avant™</td>
<td>The Avant devices have the following capabilities:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Fast and flexible SerDes which supports up to 28 channels of PCIe Gen 4,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>25G ethernet.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Fast external memory that support LPDDR4/DDR4 with speed up to</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2400 Mbps and DDR5 with speed up to 2100 Mbps.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Consume up to 2.5x lower power than competitive products.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Efficient edge AI processing with up to 7200 INT8 multipliers and 35.6 Mb</td>
</tr>
<tr>
<td></td>
<td></td>
<td>embedded memory which enables efficient implementation of AI/ML algorithms as well</td>
</tr>
<tr>
<td></td>
<td></td>
<td>as packet buffering of high-speed interfaces.</td>
</tr>
<tr>
<td>Low Density Video Connectivity FPGA devices (up to 40k logic cells)</td>
<td>Crosslink™-NX</td>
<td>The Crosslink-NX devices have the following capabilities:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Consume up to 75% less power when compared to similar FPGA devices.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Have small form factor packaging with sizes as small as 4 mm x 4 mm.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Have large DSP resources and high memory to logic cell ratios (up to 170 bits</td>
</tr>
<tr>
<td></td>
<td></td>
<td>per logic cell) which accelerate the artificial intelligence (AI)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>inferencing to provide high vision processing applications performance.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Provide high speed interfaces supporting 2.5 Gb/s Hardened MIPI D-PHY,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5 Gb/s PCIe, 1.5 Gbps programmable I/O, and 1066 Mb/s DDR3.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Support other interfaces such as LVDS, subLVDS, OpenLDI (OLDI), and SGMII.</td>
</tr>
<tr>
<td>Low-Density General-Purpose FPGA devices (up to 150k logic Cells)</td>
<td>CertusPro™-NX</td>
<td>The CertusPro-NX devices have the following capabilities:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Have a high power efficiency.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Provide up to 100 times higher reliability due to the 100 times lower Soft</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Error Rate (SER) from the 28 nm FD-SOI technology.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Support 10 Gb/s SerDes at the lowest power usage and with the smallest</td>
</tr>
<tr>
<td></td>
<td></td>
<td>package size.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Support LPDDR4 with up to 7.3 Mb of on-chip memory.</td>
</tr>
<tr>
<td>Control and Security FPGA devices (up to 25k logic cells)</td>
<td>MachXO5™-NX</td>
<td>The MachXO5-NX devices have the following capabilities:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Have a high I/O to logic ratio.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Have up to 25k logic density, 1.9 Mb of embedded memory, and up to</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15.362 Mb of user flash memory.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Have device security features that can protect your intellectual property</td>
</tr>
<tr>
<td></td>
<td></td>
<td>such as internal flash configuration, AES256 bitstream encryption, ECC256</td>
</tr>
<tr>
<td></td>
<td></td>
<td>bitstream authentication, configuration port lock, and run-time security.</td>
</tr>
</tbody>
</table>

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
### 1.2. AMD CPLD/FPGA Devices

The AMD product portfolio focuses on high-end FPGA devices in terms of logic cells density, performance, SerDes speed for system on chip (SoC) integration. Table 1.2 shows the summary of the Complex Programmable Logic Devices (CPLD)/FPGA devices offered by AMD:

<table>
<thead>
<tr>
<th>Years</th>
<th>CPLD/FPGA Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>Prior to 2001</td>
<td>XC9500 and CoolRunner™ (EOL)</td>
</tr>
<tr>
<td>2001–2007</td>
<td>Virtex®, Spartan®-II (EOL), Virtex-II, Spartan-3(EOL), and Virtex-4 (90 nm)</td>
</tr>
<tr>
<td>2006–2009</td>
<td>Virtex-5 (65 nm)</td>
</tr>
<tr>
<td>2009</td>
<td>Virtex-6 and Spartan-6 (40/45 nm).</td>
</tr>
<tr>
<td>2013–2018</td>
<td>UltraScale™ and UltraScale+™ (16 nm)</td>
</tr>
<tr>
<td>2019</td>
<td>Versal™ (7 nm)</td>
</tr>
</tbody>
</table>

You can refer to the AMD documentation for more details on their device offerings. The need for higher integration level and larger density pushes AMD to move to the smallest process node.

This document focuses on the AMD device offerings that overlap with Lattice in terms of density, features, and performance. Refer to the Competitive Positioning section for more details.

All the recent AMD FPGA devices are using LUT6 as the basic element to implement logic while Lattice FPGA devices are using 4-input lookup tables (LUT4). The difference between the two implementations and the impact it may have on the resource utilization for a given design are discussed in the subsequent sections.

### 1.3. Device Competitive Positioning Summary

The following Table 1.3 – Table 1.14 in this section provide a rough device mapping between AMD and Lattice devices. In some cases, you may have multiple options as a replacement device. The subsequent sections will clarify what option is most suitable for you to help you choose the right device as a replacement.

#### 1.3.1. FPGA Architecture

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>System Logic Cells</th>
<th>SRAM Dist./EBR/Ultra (Mb)</th>
<th>SerDes (16.3 Gb/s – 32.75 Gb/s)</th>
<th>PLL</th>
<th>External Memory</th>
<th>27 x 18 Mult.</th>
<th>PCIe Lanes</th>
<th>Closest Lattice Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>KU3P</td>
<td>356k</td>
<td>4.7/12.7/13.5</td>
<td>0/16</td>
<td>4</td>
<td>DDR3, DDR3L, LPDDR3, DDR4, LPDDR4</td>
<td>1368</td>
<td>16</td>
<td>LAV-AT-G50, LAV-AT-X50</td>
</tr>
<tr>
<td>KU5P</td>
<td>475k</td>
<td>6.1/16.9/18.0</td>
<td>0/16</td>
<td>4</td>
<td>DDR3, DDR3L, LPDDR3, DDR4, LPDDR4</td>
<td>1824</td>
<td>16</td>
<td>LAV-AT-G70, LAV-AT-X70</td>
</tr>
<tr>
<td>KU9P</td>
<td>600k</td>
<td>8.8/32.1/0</td>
<td>28/0</td>
<td>4</td>
<td>DDR3, DDR3L, LPDDR3, DDR4, LPDDR4</td>
<td>2520</td>
<td>0</td>
<td>LAV-AT-G70, LAV-AT-X70</td>
</tr>
</tbody>
</table>

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-AN-02081-1.0
### Table 1.4. AMD Artix UltraScale+ Devices and the Closest Lattice Devices Mapping

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>System Logic Cells</th>
<th>SRAM Dist./EBR/ Ultra (Mb)</th>
<th>SerDes (12.5 Gb/s – 16.3 Gb/s)</th>
<th>PLL</th>
<th>27 x 18 Mult.</th>
<th>Closest Lattice Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>AU7P</td>
<td>82k</td>
<td>1.1/3.8</td>
<td>4/0</td>
<td>4</td>
<td>216</td>
<td>LFCPNX-100, LF5UM5G-85, ECP3-95, ECP2M-100, LAV-AT-G30, LAV-AT-X30</td>
</tr>
<tr>
<td>AU10P</td>
<td>96k</td>
<td>1.0/3.5</td>
<td>8/12</td>
<td>6</td>
<td>400</td>
<td>LFCPNX-100, LF5UM5G-85, ECP3-95, ECP2M-100, LAV-AT-G30, LAV-AT-X30</td>
</tr>
<tr>
<td>AU15P</td>
<td>170k</td>
<td>2.5/5.1</td>
<td>8/12</td>
<td>6</td>
<td>576</td>
<td>ECP3-150, LAV-AT-G30, LAV-AT-X30</td>
</tr>
<tr>
<td>AU20P</td>
<td>238k</td>
<td>3.2/7.0</td>
<td>12</td>
<td>6</td>
<td>900</td>
<td>ECP3-150, LAV-AT-G30, LAV-AT-X30</td>
</tr>
<tr>
<td>AU25P</td>
<td>308k</td>
<td>4.7/10.5</td>
<td>12</td>
<td>8</td>
<td>1,200</td>
<td>ECP3-150, LAV-AT-G50, LAV-AT-X50</td>
</tr>
</tbody>
</table>

### Table 1.5. AMD Kintex-7 Devices and the Closest Lattice Devices Mapping

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>Logic Cells</th>
<th>EBR SRAM (Mb)</th>
<th>SerDes (12.5 Gb/s)</th>
<th>PLL</th>
<th>27 x 18 Mult.</th>
<th>PCIe (Gen2)</th>
<th>Closest Lattice Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC7K70T</td>
<td>65.6k</td>
<td>4.8</td>
<td>8</td>
<td>6</td>
<td>240</td>
<td>1</td>
<td>LAV-AT-E30, LFCPNX-100</td>
</tr>
<tr>
<td>XC7K160T</td>
<td>162.2k</td>
<td>11.7</td>
<td>8</td>
<td>8</td>
<td>600</td>
<td>1</td>
<td>LAV-AT-E30</td>
</tr>
<tr>
<td>XC7K325T</td>
<td>326.0k</td>
<td>16.0</td>
<td>16</td>
<td>10</td>
<td>840</td>
<td>1</td>
<td>LAV-AT-E50</td>
</tr>
<tr>
<td>XC7K355T</td>
<td>356.1k</td>
<td>25.7</td>
<td>24</td>
<td>6</td>
<td>1440</td>
<td>1</td>
<td>LAV-AT-E50</td>
</tr>
<tr>
<td>XC7K410T</td>
<td>406.7k</td>
<td>28.6</td>
<td>16</td>
<td>10</td>
<td>1540</td>
<td>1</td>
<td>LAV-AT-E70</td>
</tr>
<tr>
<td>XC7K420T</td>
<td>416.9k</td>
<td>30.0</td>
<td>32</td>
<td>8</td>
<td>1680</td>
<td>1</td>
<td>LAV-AT-E70</td>
</tr>
<tr>
<td>XC7K470T</td>
<td>477.7k</td>
<td>34.3</td>
<td>32</td>
<td>8</td>
<td>1920</td>
<td>1</td>
<td>LAV-AT-E70</td>
</tr>
</tbody>
</table>

### Table 1.6. AMD Artix-7 T Devices and the Closest Lattice Devices Mapping

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>Logic Cells</th>
<th>EBR SRAM (Mb)</th>
<th>SerDes (6.6 Gb/s)</th>
<th>PLL</th>
<th>25 x 18 Mult.</th>
<th>Closest Lattice Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC7A12T</td>
<td>13k</td>
<td>0.7</td>
<td>2</td>
<td>3</td>
<td>40</td>
<td>LF5UM25, LF5UM5G-25, ECP2M-20, ECP3-17</td>
</tr>
<tr>
<td>XC7A15T</td>
<td>17k</td>
<td>0.9</td>
<td>0/2/4</td>
<td>5</td>
<td>45</td>
<td>LF5UM25, LF5UM5G-25, ECP2M-20, ECP3-17, LFMXO5-25</td>
</tr>
</tbody>
</table>
### Table 1.7. AMD Spartan-7 Devices and the Closest Lattice Devices Mapping

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>Logic Cells</th>
<th>EBR SRAM (kb)</th>
<th>EBR SRAM Blocks</th>
<th>PLL</th>
<th>25 x 18 Mult.</th>
<th>Closest Lattice Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC7S6</td>
<td>6k</td>
<td>75</td>
<td>180</td>
<td>2</td>
<td>10</td>
<td>MachXO3L-6900, ECP2-6, LP8K</td>
</tr>
<tr>
<td>XC7S15</td>
<td>13k</td>
<td>360</td>
<td>2</td>
<td>2</td>
<td>20</td>
<td>LFESU-12, ECP2-12, ECP3-17, LIFCL-17, LFD2NX-17, LFMXOS-25</td>
</tr>
<tr>
<td>XC7S25</td>
<td>23k</td>
<td>1,620</td>
<td>3</td>
<td></td>
<td>80</td>
<td>LFESU-25, ECP2-20, ECP3-17, LIFCL-17, LFD2NX-17, LFMXOS-25</td>
</tr>
<tr>
<td>XC7S50</td>
<td>52k</td>
<td>2,700</td>
<td>5</td>
<td></td>
<td>120</td>
<td>LFESU-45, ECP2-50, ECP3-70, LIFCL-40, LFD2NX-40, LFCPNX-50, LFMXOS-55T</td>
</tr>
<tr>
<td>XC7S75</td>
<td>77k</td>
<td>3,240</td>
<td>8</td>
<td></td>
<td>140</td>
<td>LFESU-85, ECP3-70, ECP2-70, LFCPNX-100, LFMXOS-100T</td>
</tr>
<tr>
<td>XC7S100</td>
<td>102k</td>
<td>4,320</td>
<td>8</td>
<td></td>
<td>160</td>
<td>ECP3-95, ECP3-150, ECP2M-100, LFCPNX-100, LFMXOS-100T</td>
</tr>
</tbody>
</table>

### Table 1.8. AMD Spartan-6 LX Devices and the Closest Lattice Devices Mapping

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>Logic Cells</th>
<th>Dist. RAM (kb)</th>
<th>EBR SRAM (kb)</th>
<th>EBR SRAM Blocks</th>
<th>DLL</th>
<th>18 x 18 Mult.</th>
<th>Embedded PCIe I/F</th>
<th>Embedded Mem. Cntl.</th>
<th>Closest Lattice Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC6SLX4</td>
<td>4k</td>
<td>75</td>
<td>216</td>
<td>12</td>
<td>2</td>
<td>4</td>
<td>0</td>
<td>0</td>
<td>XO2-4000HC, XO2-4000HE, ECP2-6, LP8K, MachXO3L-4300</td>
</tr>
<tr>
<td>XC6SLX9</td>
<td>9k</td>
<td>90</td>
<td>576</td>
<td>32</td>
<td>2</td>
<td>16</td>
<td>0</td>
<td>2</td>
<td>XO2-7000HC, XO2-7000HE, ECP2-6, ECP2-12, MachXO3L-6900</td>
</tr>
<tr>
<td>XC6SLX16</td>
<td>15k</td>
<td>136</td>
<td>576</td>
<td>32</td>
<td>2</td>
<td>32</td>
<td>0</td>
<td>2</td>
<td>ECP3-17, LIFCL-17, LFD2NX-17, LFMXOS-25</td>
</tr>
</tbody>
</table>
### Table 1.9. AMD Spartan-6 LXT Devices and the Closest Lattice Devices Mapping

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>Logic Cells</th>
<th>Dist. RAM (kb)</th>
<th>EBR SRAM (kb)</th>
<th>EBR SRAM Blocks</th>
<th>DLL</th>
<th>18 x 18 Mult.</th>
<th>Embedded PCIe I/F</th>
<th>Embedded Mem. Cntl.</th>
<th>Closest Lattice Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC6SLX25</td>
<td>24k</td>
<td>228</td>
<td>936</td>
<td>52</td>
<td>2</td>
<td>38</td>
<td>0</td>
<td>2</td>
<td>ECP2-20, ECP3-35, LFE5U-25, LIFCL-17, LFD2NX-17, LFMXO5-25</td>
</tr>
<tr>
<td>XC6SLX45</td>
<td>44k</td>
<td>401</td>
<td>2088</td>
<td>116</td>
<td>4</td>
<td>58</td>
<td>0</td>
<td>2</td>
<td>ECP3-35, LFE5U-45, LIFCL-40, LFD2NX-40, LFCPNX-50</td>
</tr>
<tr>
<td>XC6SLX75</td>
<td>75k</td>
<td>975</td>
<td>4824</td>
<td>268</td>
<td>6</td>
<td>182</td>
<td>0</td>
<td>4</td>
<td>ECP3-70, LFE5U-85, LFCPNX-100</td>
</tr>
<tr>
<td>XC6SLX100</td>
<td>101k</td>
<td>975</td>
<td>4824</td>
<td>268</td>
<td>6</td>
<td>182</td>
<td>0</td>
<td>4</td>
<td>ECP3-70, ECP3-95, LFCPNX-100</td>
</tr>
<tr>
<td>XC6SLX150</td>
<td>147k</td>
<td>1358</td>
<td>4824</td>
<td>268</td>
<td>6</td>
<td>182</td>
<td>0</td>
<td>4</td>
<td>ECP3-95, ECP3-150</td>
</tr>
</tbody>
</table>

### Table 1.10. AMD Spartan-3AN Devices and the Closest Lattice Devices Mapping

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>LUT4</th>
<th>Logic Cells</th>
<th>Dist. RAM (kb)</th>
<th>EBR SRAM (kb)</th>
<th>EBR SRAM Blocks</th>
<th>DLL</th>
<th>18 x 18 Mult.</th>
<th>User Flash (Mb)</th>
<th>Closest Lattice Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC3S50AN</td>
<td>1.4k</td>
<td>1.6k</td>
<td>11</td>
<td>54</td>
<td>3</td>
<td>2</td>
<td>0.6</td>
<td>XO2-1200HC, XP2-5</td>
<td></td>
</tr>
<tr>
<td>XC3S200AN</td>
<td>3.6k</td>
<td>4.0k</td>
<td>28</td>
<td>288</td>
<td>16</td>
<td>4</td>
<td>16</td>
<td>XO2-2000HC, XO2-2000HE, XP2-5</td>
<td></td>
</tr>
</tbody>
</table>

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at [www.latticesemi.com/legal](http://www.latticesemi.com/legal).

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
<table>
<thead>
<tr>
<th>AMD Device</th>
<th>LUT4</th>
<th>Logic Cells</th>
<th>Dist. RAM (kb)</th>
<th>EBR SRAM (kb)</th>
<th>EBR SRAM Blocks</th>
<th>DLL</th>
<th>18 x 18 Mult.</th>
<th>User Flash (Mb)</th>
<th>Closest Lattice Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC3S400AN</td>
<td>7.2k</td>
<td>8.1k</td>
<td>56</td>
<td>360</td>
<td>20</td>
<td>4</td>
<td>20</td>
<td>2.4</td>
<td>XO2-7000HC, XO2-7000HE, XP2-8</td>
</tr>
<tr>
<td>XC3S700AN</td>
<td>11.8k</td>
<td>13.2k</td>
<td>92</td>
<td>360</td>
<td>20</td>
<td>8</td>
<td>20</td>
<td>5.8</td>
<td>XP2-17</td>
</tr>
<tr>
<td>XC3S1400AN</td>
<td>22.5k</td>
<td>25.3k</td>
<td>176</td>
<td>576</td>
<td>32</td>
<td>8</td>
<td>32</td>
<td>12.2</td>
<td>XP2-17, XP2-30</td>
</tr>
</tbody>
</table>

Table 1.11. AMD Spartan-3 Devices and the Closest Lattice Devices Mapping

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>LUT4</th>
<th>Logic Cells</th>
<th>Dist. RAM (kb)</th>
<th>EBR SRAM (kb)</th>
<th>EBR SRAM Blocks</th>
<th>DLL</th>
<th>18 x 18 Mult.</th>
<th>Closest Lattice Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC3S50</td>
<td>1.5k</td>
<td>1.7k</td>
<td>12</td>
<td>72</td>
<td>4</td>
<td>2</td>
<td>4</td>
<td>XO2-1200HC, XO2-1200UHC, MachXO3L-1300</td>
</tr>
<tr>
<td>XC3S200</td>
<td>3.8k</td>
<td>4.3k</td>
<td>30</td>
<td>216</td>
<td>12</td>
<td>4</td>
<td>12</td>
<td>XO2-4000HC, XO2-4000HE, ECP2-6, MachXO3L-4300</td>
</tr>
<tr>
<td>XC3S400</td>
<td>7.2k</td>
<td>8.1k</td>
<td>56</td>
<td>288</td>
<td>16</td>
<td>4</td>
<td>16</td>
<td>XO2-7000HC, XO2-7000HE, ECP2-6, ECP2-12, MachXO3L-6900</td>
</tr>
<tr>
<td>XC3S1000</td>
<td>15.4k</td>
<td>17.3k</td>
<td>120</td>
<td>432</td>
<td>24</td>
<td>4</td>
<td>24</td>
<td>ECP2-20, ECP2M-20, ECP3-17, LFESU-12, LFD2NX-17, LIFCL-17</td>
</tr>
<tr>
<td>XC3S1500</td>
<td>26.6k</td>
<td>30k</td>
<td>208</td>
<td>576</td>
<td>32</td>
<td>4</td>
<td>32</td>
<td>ECP2-20, ECP2M-20, ECP3-35, ECP2M-35, ECP3-35, LFESU-25, LFD2NX-40, LIFCL-40</td>
</tr>
<tr>
<td>XC3S2000</td>
<td>41k</td>
<td>46k</td>
<td>320</td>
<td>720</td>
<td>40</td>
<td>4</td>
<td>40</td>
<td>ECP2-50, ECP2M-50, ECP3-35, LFESU-45, LFD2NX-40, LIFCL-40</td>
</tr>
<tr>
<td>XC3S4000</td>
<td>55.3k</td>
<td>62.2k</td>
<td>432</td>
<td>1,728</td>
<td>96</td>
<td>4</td>
<td>96</td>
<td>ECP2-50, ECP2M-50, ECP3-70, ECP2M-70, ECP3-70, LFESU-45, LFCPNX-50</td>
</tr>
<tr>
<td>XC3S5000</td>
<td>66.6k</td>
<td>74.9k</td>
<td>520</td>
<td>1,872</td>
<td>104</td>
<td>4</td>
<td>104</td>
<td>ECP2-70, ECP2M-70, ECP3-70, LFESU-85</td>
</tr>
</tbody>
</table>

Table 1.12. AMD Spartan-3E Devices and the Closest Lattice Devices Mapping

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>LUT4</th>
<th>Logic Cells</th>
<th>Dist. RAM (kb)</th>
<th>EBR SRAM (kb)</th>
<th>EBR SRAM Blocks</th>
<th>DLL</th>
<th>18 x 18 Mult.</th>
<th>Closest Lattice Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC3S100E</td>
<td>1.9k</td>
<td>2.2k</td>
<td>15</td>
<td>72</td>
<td>4</td>
<td>2</td>
<td>4</td>
<td>XO2-1200HC, XO2-1200UHC</td>
</tr>
<tr>
<td>XC3S250E</td>
<td>4.9k</td>
<td>5.5k</td>
<td>38</td>
<td>216</td>
<td>12</td>
<td>4</td>
<td>12</td>
<td>LP8K, MachXO3L-6900, ECP2-6</td>
</tr>
</tbody>
</table>
Table 1.13. AMD Spartan-3A Devices and the Closest Lattice Devices Mapping

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>LUT4</th>
<th>Logic Cells</th>
<th>Dist. RAM (kb)</th>
<th>EBR SRAM (kb)</th>
<th>EBR SRAM Blocks</th>
<th>DLL</th>
<th>18 x 18 Mult.</th>
<th>Closest Lattice Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC3S50A</td>
<td>1.4k</td>
<td>1.6k</td>
<td>11</td>
<td>54</td>
<td>3</td>
<td>2</td>
<td>3</td>
<td>XO2-1200HC, XO2-1200UHC, ECP2-6, MachXO3L-1300</td>
</tr>
<tr>
<td>XC3S200A</td>
<td>3.6k</td>
<td>4.0k</td>
<td>28</td>
<td>288</td>
<td>16</td>
<td>4</td>
<td>16</td>
<td>XO2-4000HC, XO2-4000HE, ECP2-6, MachXO3L-4300</td>
</tr>
<tr>
<td>XC3S400A</td>
<td>7.2k</td>
<td>8.1k</td>
<td>56</td>
<td>360</td>
<td>20</td>
<td>4</td>
<td>20</td>
<td>XO2-7000HC, XO2-7000HE, ECP2-6, ECP2-12, MachXO3L-6900</td>
</tr>
<tr>
<td>XC3S700A</td>
<td>11.8k</td>
<td>13.2k</td>
<td>92</td>
<td>360</td>
<td>20</td>
<td>8</td>
<td>20</td>
<td>ECP2-12, ECP2-20, ECP3-17, LFESU-12</td>
</tr>
<tr>
<td>XC3S1400A</td>
<td>22.5k</td>
<td>25.3k</td>
<td>176</td>
<td>576</td>
<td>32</td>
<td>8</td>
<td>32</td>
<td>ECP2-20, ECP2-35, ECP3-17, LFESU-25, LFD2NX-17, LIFCL-17</td>
</tr>
</tbody>
</table>

Table 1.14. AMD Spartan-3A DSP Devices and the Closest Lattice Devices Mapping

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>LUT4</th>
<th>Logic Cells</th>
<th>Dist. RAM (kb)</th>
<th>EBR SRAM (kb)</th>
<th>EBR SRAM Blocks</th>
<th>DLL</th>
<th>Closest Lattice Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC3S1800A</td>
<td>33k</td>
<td>37k</td>
<td>260</td>
<td>1512</td>
<td>84</td>
<td>8</td>
<td>ECP3-35, ECP2-35, LFD2NX-40, LIFCL-40</td>
</tr>
<tr>
<td>XC3S3400A</td>
<td>48k</td>
<td>54k</td>
<td>373</td>
<td>2268</td>
<td>126</td>
<td>8</td>
<td>ECP2-50, LFESU-45, LFCPNX-50</td>
</tr>
</tbody>
</table>

1.3.2. CPLD Architecture

Complex programmable logic device (CPLD) is the old programmable logic device (PLD) architecture that is different from the FPGA device. Lattice is committed to offer a variety of products in this category that can replace the AMD discontinued parts, mainly the XC9500 and CoolRunner devices.
CoolRunner-II family of products is based on the AMD XC9500 and CoolRunner XPLA3 families. It ranges from 32 to 512 macrocells. The main difference between all these variants is the power, where CoolRunner-II is offering the lowest power option.

The main characteristic of a CPLD is its deterministic timing, where going from any input pin to any output pin takes $1 \times t_{pd}$, where $t_{pd}$ refers to the propagation delay time. The CPLD devices are characterized by how fast the $t_{pd}$ is. For example, the $t_{pd}$ can be 2.5 ns, 5 ns or 7.5 ns.

Figure 1.1 shows the architecture of the Lattice ispMACH™4000 family which has a similar architecture to the AMD CoolRunner.

![Figure 1.1. IspMACH4000 Family Architecture](image)

The main building blocks of the ispMACH4000 family architecture are as follows:

- **GRP**: Global Routing Pool
- **AIM**: Advanced Interconnect Matrix (CoolRunner)
- **ZIA**: Zero-Power Interconnect Array (XPLA)
- **GLB**: Generic Logic Block
- **PLA**: Programmable Logic Array
- **ORP**: Output Routing Pool
- **I/O Banks**

The ispMACH4000 is a newer family when compared to the XC9500/CoolRunner family; thus, offers better performance and architecture to support larger product term functions and enhanced IO flexibility. Table 1.15 lists the devices that could be selected to replace the AMD parts.

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>Macro-cells</th>
<th>Distributed RAM (kb)</th>
<th>EBR SRAM (b)</th>
<th>EBR SRAM Blocks</th>
<th>PLLs</th>
<th>Closest Lattice Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC2C32A</td>
<td>32</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>XO2-256, XO2-640,</td>
</tr>
<tr>
<td>XC2C64A</td>
<td>64</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>ispMACH 4000V/Z 4032,</td>
</tr>
<tr>
<td>XC2C128</td>
<td>128</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>ispMACH 4000V/Z 4064,</td>
</tr>
</tbody>
</table>
1.3.3. Device Temperature Grades

The Lattice FPGA devices are typically offered in commercial, industrial, and automotive temperature grades. Automotive support is offered in a subset of devices, speed grade and package options. Refer to each family datasheet for accurate information.

- **Commercial Temperature**: \( T_j = 0 \^\circ\text{C} – 85 \^\circ\text{C} \)
- **Industrial Temperature**: \( T_j = -40 \^\circ\text{C} – 100 \^\circ\text{C} \)
- **Automotive Temperature**: \( T_j = -40 \^\circ\text{C} – 125 \^\circ\text{C} \)

Extended temperature range: some competitive devices offer an extended temperature range \( T_j = 0 \^\circ\text{C} – 100 \^\circ\text{C} \), these could be replaced with an Industrial temperature range if the extended temperature range is needed. Keep in mind that the Lattice FPGA devices are very low power and will run cooler than the AMD devices.

On Lattice Certus device family, the on-die junction temperature can be monitored using the internal junction temperature monitoring diode. The proportional to absolute temperature (PTAT) diode voltage can be monitored by analog to digital converter (ADC) to provide a digital temperature readout. Refer to the ADC Usage Guide for Nexus Platform (FPGA-TN-02129) for more details.

1.4. Device Part Number and Speed Grade

Device part numbers are similar for both AMD and Lattice, they integrate several acronyms or indices that define the parameters of the device. Detailed meaning of each acronym is shown below.

An important factor is the device speed grade; for example, -1, -2, and -3. Faster devices will have a higher number. For example, -3 device is faster than a -2 device. The same logic is used with the Lattice devices; a -9 device is faster than a -8 device. The device has been tested at the factory to comply with the datasheet specifications for that speed grade.

Some of the AMD devices are offered in lower power versions coded with an L prefix; for example, L1, L2, and G2. Lattice devices are designed for low power and there is no special coding for low power version devices. Lattice Nexus FPGA platform uses 28 nm FD-SOI process technology and offers low power options of the same part number that is configurable at software level (same ordering part number).

1.4.1. AMD Part Number Description

Figure 1.2 describes the AMD 7 series part numbers (Artix-7, Kintex-7, and Vertex 7).

Example: Kintex-7 device with a part number of XC7K325T-2FBG900C.
1.4.2. Lattice Part Number Description

Figure 1.3 describes the Lattice ECP5/ECP-5G part number and Figure 1.4 describes the Lattice CertusPro-NX part number.

![LFE5U - XX - X XXXXX X](image)

**Figure 1.3. Lattice ECP5/ECP-5G Part Number Description**

- **Device Family**: LFE5U (ECP5 FPGA)
- **Logic Capacity**
  - 12F = 12K LUTs
  - 25F = 25K LUTs
  - 45F = 45K LUTs
  - 85F = 85K LUTs
- **Speed**
  - 6 = Slowest
  - 7 = Slowest
  - 8 = Fastest

![LFCPNX - XXX - X X X - XXX - XXX](image)

**Figure 1.4. Lattice CertusPro-NX Part Number Description**

- **Device Family**: CertusPro-NX FPGA
- **Logic Capacity**
  - 50 = 50K Logic Cells
  - 100 = 100K Logic Cells

1.4.3. Lattice Ordering Part Numbers Example

For example, CertusPro-NX family part number **LFCPNX-100-7ASG256C** would be described as follow:

- **LFCPNX**: device Family
- **100**: 100K Logic Cells (LUT4)
- **-7**: Speed grade
- **ASG256**: 256 ball WLCSP (Wafer level Chip Scale Package) with 0.5mm pitch
- **C**: Commercial Grade


2. Architecture Differences

The section provides you the overview and analysis of the differences between Lattice and AMD architecture focusing on the AMD 7-Series devices; namely the Spartan-7, Artix-7, Kintex-7, and Virtex-7, and older generation FPGA as well as their equivalent parts from Lattice Nexus and Avant device families.

This section covers the following topics:

- Old AMD terminology
- LUT4 versus LUT6
- I/O voltage and banks
- Available clocking resources
- Internal memory configuration
- External memory interface
- SerDes/Transceiver blocks
- DSP blocks
- Other hardened functions

2.1. Old AMD FPGA Terminology

Older AMD FPGAs such as Spartan-II, Spartan-3, or Virtex II use LUT4 based architecture and have some specific terminology (shown in Table 2.1) that is discussed in this section to provide a way to compare them with the Lattice architecture elements.

Table 2.1. AMD Spartan-3 Device Architecture

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>XC3S500</th>
<th>XC3S200</th>
<th>XC3S4000</th>
<th>XC3S1000</th>
<th>XC3S51000</th>
<th>XC3S2000</th>
<th>XC3S54000</th>
<th>XC3S55000</th>
</tr>
</thead>
<tbody>
<tr>
<td>System Gate</td>
<td>50k</td>
<td>200k</td>
<td>400k</td>
<td>1000k</td>
<td>1500k</td>
<td>2000k</td>
<td>4000k</td>
<td>500k</td>
</tr>
<tr>
<td>Equivalent Logic Cells$^1$</td>
<td>1728</td>
<td>4320</td>
<td>8064</td>
<td>17280</td>
<td>29952</td>
<td>46000</td>
<td>62208</td>
<td>74880</td>
</tr>
<tr>
<td>CLB</td>
<td>192</td>
<td>480</td>
<td>896</td>
<td>1920</td>
<td>3328</td>
<td>5120</td>
<td>6912</td>
<td>8320</td>
</tr>
<tr>
<td>Calculated LUT4$^2$</td>
<td>1.5k</td>
<td>3.8k</td>
<td>7.2k</td>
<td>15.4k</td>
<td>26.6k</td>
<td>41k</td>
<td>55.3k</td>
<td>66.6k</td>
</tr>
</tbody>
</table>

Notes:
1. Calculated LUT4 = Number of CLB × 8 (not listed in the datasheet).
2. Equivalent Logic Cells = Number of LUT4 × 1.125 (listed in the datasheet).

Further description of the terms used in Table 2.1 are as follows:

- System gates are used to name the devices as shown in the example below. System gate represents the device density in equivalent Application-Specific Integrated Circuit (ASIC) gates which is not fully representative of the device usable logic. In reality, all the architecture elements (such as RAM, Routing, and DSP) are counted in the system gate numbers.
- Logic Cells = 4-input Look Up Table (LUT) + a D flip-flop.
- Configurable Logic Block (CLB) is composed of 8 × Logic Cells
- Equivalent Logic Cells = CLB × 8 Logic Cells × 1.125. The multiplier factor (1.125 × ) is an effectiveness factor that stays as a gross marketing number.

When migrating design from these older AMD families, the equivalent logic cell numbers are comparable to Lattice logic cell terminology. In the absence of logic cell details, LUT4 number is also a good comparison metric.

The following example shows the comparison between the AMD Spartan-3 device and Lattice device: XC3S200 is a Spartan 3 device family with 200k system gates.

To compare this device with Lattice offering, you need to refer to the number of logic cells available in the device.

In this case:

Number of logic cells = Number of CLB × 8 = 480 × 8 = 3840 logic cells (LUT4+FF)

Proper equivalent device can be XO2-4000HC/XO2-4000HE and XO3L-4300 with 4000 and 4300 LUT4 respectively.
2.2. LUT4 vs LUT6

2.2.1. Architecture Description and Differences
One of the main differences between Lattice and the new AMD architecture is the size of the basic element of the FPGA, which is the Lookup Table (LUT). A LUT6 is a 6-input memory block that is used to implement any logic function with 6 inputs. A LUT4 on the other hand implements any function with 4 inputs. In a design the number of inputs for a given logic equation varies a lot depending on how you write your HDL and how complex the logic is.

As an example, if you have a 10-input logic function, you need 2 LUT6 to implement your design whereas on a LUT4 based architecture it takes 3. In this specific case, you need 50% more LUT4 than LUT6 (3 LUT4 versus 2 LUT6). For details, refer to Figure 2.1.

![Figure 2.1. LUT4 Versus LUT6 Based Architectures for 10-input Logic Function](image)

Silicon footprint for LUT4 and LUT6 is not the same. The number of transistors required to build a LUT6 are more than double the LUT4 implementation and LUT6 implementation will run slightly slower than LUT4.

Every design is different, and the number of levels of logic and pipelining will play a role in the overall design performance. Some designs may run faster in a LUT4 architecture, the other way around is also true.

To be able to compare both LUT4 and LUT6, AMD literature uses the term “Logic Cell” or “system logic cell” to calculate the equivalent LUT6 density of their devices. That is, 1 logic cell = 1.6 \times \text{number of LUT6}.

Logic cell listed in the AMD literature represent the equivalent LUT4 device logic density. This terminology has been adopted since the move to LUT6 based architecture with Virtex 5, it is a way to compare logic resources to Virtex 4 (using LUT4).

It is obvious that a LUT6 can integrate more logic than a LUT4 as explained in the example above. AMD set that number to be 1.6 based on some benchmarking. In reality, the multiplier factor will change for every design and could only be used as an estimated number.

All the AMD FPGA devices after Virtex-4 have been adopting this multiplier for the naming of the device. Refer to Table 2.2 and the following example for more details:

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>XC7S6</th>
<th>XC7S15</th>
<th>XC7S25</th>
<th>XC7S50</th>
<th>XC7S75</th>
<th>XC3S100</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic Cells</td>
<td>6000</td>
<td>12800</td>
<td>23360</td>
<td>52160</td>
<td>76800</td>
<td>102400</td>
</tr>
<tr>
<td>Slices</td>
<td>938</td>
<td>2000</td>
<td>3650</td>
<td>8150</td>
<td>12000</td>
<td>16000</td>
</tr>
<tr>
<td>Calculated LUT6*</td>
<td>3752</td>
<td>8000</td>
<td>14600</td>
<td>32600</td>
<td>48000</td>
<td>64000</td>
</tr>
</tbody>
</table>

*Note: Calculated number of LUT6 = Number of slices \times 4

The XC7S6 device has 6000 logic cells and 938 number of slices.
Each 7 series FPGA slice contains four LUT6 and eight flip-flops.
The logic cell number listed is calculated using this equation:
Logic cells = Number of slices \times Number of LUT6 per slice \times 1.6

Logic cells = 938 \times 4 \times 1.6 = 6003

Hence, the XC7S6 device name has 6000 logic cells.
System logic cell has been introduced with the AMD UltraScale device family. AMD changed their terminology to consider extra features added in UltraScale devices architecture. On a high level, these extra features can be summarized in the addition of dedicated inputs to the CLB flipflop, enabling wider Multiplexer (MUX) function, enhanced carry chain, and improved clock enable and reset.

All these enhancements allow more logic packing compared to original LUT4 in Virtex-4 architecture. It has been estimated that these features offer 20% – 30% more capacity for a given design. That is the justification of the 2.1875 multiplication factor used to convert System Logic Cells to Virtex-4 LUT4 equivalent similar to Logic Cell metric used in 7-Series devices. Refer to the following formula, Table 2.3, and example for more detail:

1 System logic cell = 2.1875 × Number of LUT6

### Table 2.3. AMD Kintex UltraScale Device Architecture

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>System Logic Cells (SLC)</th>
<th>CLB LUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>KU025</td>
<td>318</td>
<td>145 440</td>
</tr>
<tr>
<td>KU035</td>
<td>444</td>
<td>203 128</td>
</tr>
<tr>
<td>KU040</td>
<td>530</td>
<td>242 400</td>
</tr>
</tbody>
</table>

Number of LUT6 is listed as CLB LUT = 145 440 LUT6
Number of SLC = CLB LUT × 2.1875
Number of SLC = 145 440 × 2.1875 = 318 150 LUT4 Equivalent

Lattice also uses some multipliers to convert LUT4 to LC-logic cells (for Nexus Family) and SLC-System Logic Cells (for Avant Family). Figure 2.2 provides a summary of different multipliers that are used by both AMD and Lattice to move from the architectural representation to the 4-input LUT metric (LC or SLC).

![Figure 2.2. AMD and Lattice Logic Cell and System Logic Cell Conversion Diagram](image)

**Note:**
These logic cell (LC) or system logic cell (SLC) multipliers, also called effectiveness factors in some literature, are rough estimate based on some benchmarking. The value of this effectiveness factor will always be design dependent.

### 2.2.2. Architecture LUT Size is a Strategic Decision

Selecting LUT4 versus LUT6 is a strategic architectural decision and depends on multiple factors. LUT6 is suitable for very high-density FPGA devices to allow logic density integration and improve performance. It is also suitable for bleeding edge technology node.

The same architecture usually scales down to smaller devices. You can see this with the Ultrascale and 7-Series AMD devices.
Lattice strategic positioning focuses on low to mid-range density FPGA devices with an architecture and technology nodes that are suitable for the device density based on the offering provided. LUT4 architecture is optimal for up to 500k LC at 350 MHz in 16 nm. Devices with LUT4 architecture, such as the Lattice Avant family, offers the required performance with lower power advantage.

LUT4 is lower power when compared to LUT6 because it has 4x less bits. LUT4 has 16 bits, whereas LUT6 has 64 bits. Less bit count is equivalent to less leakage. The decoding logic is also simpler with LUT4 and will consequently consume less power.

Figure 2.3 shows a high-level representation of a LUT4 versus LUT6 in logic gates. At the same process node, LUT6 could be up to 4 times bigger than LUT4 in terms of decoding logic associated with it. The footprint on the silicon is different based on the process node used and the ratio is also different. However, there is an advantage of using LUT4 for Lattice target class of devices which are small and mid-range FPGA devices.

Figure 2.3. High-level Representation of LUT4 Versus LUT6 Logic Gates

2.2.3. Design Conversion Recommendations

From the design conversion perspective, there is not much to do to accommodate LUT4 or LUT6 architecture. Usually, the HDL code is agnostic and is not specific to either architecture. The synthesis tools used will convert your HDL code to the selected target technology library. For a high-performance design, you may need some pipelining techniques to optimize implementation for either structure.

In the case where you are using LUT to build distributed memory or shift register, be aware that a LUT4 is a 16-bit memory block whereas LUT6 is a 64-bit memory block. For more information, refer to the Internal Memory Configuration section.

2.3. I/O, Voltage, and Bank

2.3.1. Architecture Description and Differences

Both Lattice and AMD FPGA devices have configurable I/O with versatility of voltage support. Both group I/Os in banks with pre-determined size; for example, AMD 50 I/Os. Refer to each vendor for specific I/O related information and voltage standard support.

For more information on the Lattice CertusPro-NX device family (other Lattice device families have equivalent documents), refer to the following documents:

- CertusPro-NX High-Speed I/O Interface (FPGA-TN-02244)
- Sub-LVDS Signaling Using Lattice Devices (FPGA-TN-02028)

There are differences in I/O, voltage and banks terminology used by Lattice and AMD which is summarized in Table 2.4. Lattice offers flexibility in voltage mixing within the same bank which can give an advantage in terms of usable pins per bank. For more details, refer to the Voltage Mix within the Same Bank section.
Use PCLK pins for clock input which have a direct connection to the clock routing or internal PLL. Even though the primary clock or the PLL can have its input from routing or any pin, it will inject extra delay which is not optimal. If the clock is single ended, use the PCLK (+) to connect your input.

Designated HPIO banks need to be used for high-speed interfaces including external memory interfaces. These banks have the required I/O architecture and clocking structure to run at higher speed than the regular I/O.

Table 2.4. I/O, Voltage, and Bank Terminology Comparison Between Lattice and AMD Devices

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>Lattice Device</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{CC0}</td>
<td>V_{CC0}</td>
<td>The bank I/O voltage.</td>
</tr>
<tr>
<td>V_{REF}</td>
<td>V_{REF}</td>
<td>The reference voltage per bank.</td>
</tr>
<tr>
<td>V_{CCaux}</td>
<td>V_{CCaux}</td>
<td>The auxiliary voltage.</td>
</tr>
<tr>
<td>HP I/O Banks</td>
<td>HPIO Banks or High performance I/O Banks (usually are the bottom banks)</td>
<td>The designated I/O banks that support high performance signals interface (up to 1.8 V I/O interface).</td>
</tr>
<tr>
<td>HR I/O Banks</td>
<td>WRIO Banks or Wide Range I/O Banks</td>
<td>Designated I/O banks that support up to 3.3 V I/O interface.</td>
</tr>
</tbody>
</table>

2.3.2. Voltage Mix within the Same Bank

Lattice devices, such as the Nexus platform devices, offer a flexible I/O architecture that allows voltage mixing within the same bank. For more details, refer to the VCCIO Requirement for I/O Standards section of the sysI/O User Guide for Nexus Platform (FPGA-TN-02067) document.

Table 2.5. Input Mixed Mode for Wide Range Input Buffers

<table>
<thead>
<tr>
<th>V_{CC0} (V)</th>
<th>Input Signaling (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LVCMOS10</td>
</tr>
<tr>
<td></td>
<td>V_{CC} Powered Buffer</td>
</tr>
<tr>
<td>1.2</td>
<td>✓</td>
</tr>
<tr>
<td>1.5</td>
<td>✓</td>
</tr>
<tr>
<td>1.8</td>
<td>✓</td>
</tr>
<tr>
<td>2.5</td>
<td>✓</td>
</tr>
<tr>
<td>3.3</td>
<td>✓</td>
</tr>
</tbody>
</table>

Notes:
1. Increased ICC is due to underdrive.
2. No Hysteresis.
3. Reduced Hysteresis.

Table 2.5 shows that there are multiple compatible voltages for a given V_{CC0} bank voltage. For example, any voltage standard can be an input for a V_{CC0} of 3.3 V. If the number of I/O fits within the bank, only one bank is needed to implement the requirements. Voltage output will always follow the V_{CC0}.

This I/O bank voltage mixing flexibility is not offered with AMD devices. For example, for the AMD 7-Series FPGA devices, the V_{CC0} conditions all the I/O voltages that are accepted in that bank for input and output.

2.3.2.1. Example Case

If your design must support LVCMOS12 and LVCMOS18 for a number of I/O, you may need to split them between 2 banks which make these 2 banks dedicated to these voltages or any compatible voltage. This will have an impact on the usable I/O for either bank. You may be losing pins because of these non-compatible voltages within the same bank.

For AMD 7-Series FPGA devices, there are requirements for each standard to be supported within the bank. The I/O voltages can be mixed if they share the same voltage requirements for V_{CC0}. In this case, if you want to support input for LVCMOS12, LVCMOS18, LVCMOS25, LVCMOS33 for your design, you will have to use 4 different banks of I/O.

2.3.3. Design Conversion Recommendations

When converting a design, make sure to pay attention to the voltage mix within the bank. Take advantage of the Bank I/O flexibility in the Lattice devices. You may be able to fit your design into smaller package options.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
2.4. Clocking Resources

2.4.1. Clocking Architectures Comparison

AMD architecture offers Primary clocks, Region clocks for the fabric and I/O clocks. MMCM and CMT refer to the clock management and PLL. Table 2.6 lists the different resources available in the AMD 7-Series architecture and their equivalent with Lattice.

Table 2.6: Clocking Architecture Comparison Between Lattice and AMD Devices

<table>
<thead>
<tr>
<th>AMD Clock Buffer</th>
<th>Descriptions</th>
<th>Lattice Equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>BUFG</td>
<td>32 global clock buffers</td>
<td>Up to 64 high fanout Primary clock (PCLK) Internal clock buffer is inferred automatically.</td>
</tr>
<tr>
<td>BUFG, BUFR, BUFR</td>
<td>Horizontal, Region clocks Multi-region clock</td>
<td>Up to 64 high fanout Primary clock (PCLK) Internal clock buffer is inferred automatically.</td>
</tr>
<tr>
<td>BUFIO</td>
<td>I/O clock</td>
<td>Edge clock (ECLK) Internal clock buffer is inferred automatically.</td>
</tr>
<tr>
<td>BUFGMUX</td>
<td>Glitch less clock switch</td>
<td>DCS (Dynamic clock select) Internal clock buffer is inferred automatically.</td>
</tr>
<tr>
<td>BUFGCE</td>
<td>Clock gating buffer</td>
<td>DCC (Dynamic clock Control)</td>
</tr>
<tr>
<td>CMT</td>
<td>Clock management tile</td>
<td>PLL/DLL</td>
</tr>
<tr>
<td>MMCM</td>
<td>Mixed mode clock manager</td>
<td>PLL/DLL</td>
</tr>
</tbody>
</table>

Note: The clocking structure in the AMD UltraScale devices has been changed and the number of buffers has been reduced to 3 types only. The table information is still valid.

Lattice device clocking architecture includes optimized skew primary clocks that are distributed all over the fabric. Depending on the density and device family, the number of primary clocks vary. The clock network is divided into four clocking quadrants as shown in Figure 2.4: Top Left (TL), Bottom Left (BL), Top Right (TR), and Bottom Right (BR).

![Figure 2.4. Lattice CertusPro-NX Clocking Structure](image-url)
Each of these quadrants has 16 primary clocks that can be distributed to the fabric in the quadrant. The Lattice Diamond software can automatically route each clock to one of the four quadrants up to a maximum of 16 clocks per quadrant. You can change how the clocks are routed by specifying a preference in the Lattice software (USE_PRIMARY).

Refer to the specific device datasheet for details about clocking structure of each device. For more information on the Lattice CertusPro-NX device family (other Lattice device families have equivalent documents), refer to the following documents:

- CertusPro-NX Family Data Sheet (FPGA-DS-02086)

### 2.4.2. Design Conversion Recommendations

Software tools assign clocks based on the signal load and connectivity defined in the HDL code. Check for the following when converting your design:

- Replace the clock buffer with a single net and verify that primary clocks are allocated properly. If not, use design constraint: USE_PRIMARY to force the software to implement a specific clock on the primary clock routing.

- Replace primitives with Lattice equivalent for BUFGMUX and BUFGCE. For more information, refer to the HDL Attributes section for the HDL code conversion examples.

- Make sure you are using the PCLK pins for your clock input. They have the most optimal path to the clock network, PLLs or edge clocks.

### 2.5. PLL/MMCM/DCM

Both AMD and Lattice offer clock management modules. The names of these entities differ. Lattice offer comparable functionalities using equivalent modules as described in Table 2.7.

#### Table 2.7. Clock Management Module Comparison Between Lattice and AMD Devices

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>Lattice Device</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMT</td>
<td>GPLL/DLL</td>
<td>CMT (Clock Management Tile) includes a mixed-mode clock manager (MMCM) and a phase-locked loop (PLL). The Lattice equivalent is a PLL or DLL and other clocking resources within the architecture.</td>
</tr>
<tr>
<td>MMCM</td>
<td>GPLL/DLL</td>
<td>MMCM is a Mixed-Mode Clock Manager. The Lattice equivalent is a PLL or DLL.</td>
</tr>
<tr>
<td>DCM</td>
<td>GPLL/DLL</td>
<td>Older generation AMD devices use the DCM (Digital Clock Management) which is replaced by the CMT and MMCM in newer generation devices. The Lattice equivalent is a PLL or DLL.</td>
</tr>
</tbody>
</table>

Both the AMD UltraScale and 7-series FPGA devices integrate the CMT that includes a MMCM and one PLL for 7-Series devices or two PLLs for UltraScale devices.

The devices in the Lattice CertusPro-NX family support three to four full-featured general purpose PLLs (GPLLs), each with up to 6 different outputs. In addition, the dedicated DDRDLL units are also available for high-speed interfaces including external memory interfaces.

Refer to the specific device datasheet for more details about the clocking resources that are available for each device. For more information on the Lattice CertusPro-NX device family, refer to the following documents:

- CertusPro-NX Family Data Sheet (FPGA-DS-02086)

#### 2.5.1. Architecture PLL Primitives Comparison

Unlike Lattice, where only one primitive could be parameterized to define the PLL operation and features, AMD propose two types of MMCM units: The MMCM#_ADV primitive provides access to all MMCM#_BASE features plus additional ports for clock switching, access to the dynamic reconfiguration port (DRP), dynamic fine-phase shifting and spread spectrum support.

Table 2.8 describes the AMD primitives and the equivalent ports from Lattice.
The AMD primitives are as listed below:
- 7-Series devices: MMCME2_BASE, MMCME2_ADV, PLLE2_BASE, PLLE2_ADV
- UltraScale devices: MMCME3_BASE, MMCME3_ADV, PLLE3_BASE, PLLE3_ADV, PLLE4_BASE, PLLE4_ADV

The Lattice primitives are as listed below:
- LFCPNX, LFD2NX, LFMXOS, LIFCL, UT24C, and UT24CP device families: PLL/PLLA
- Avant device family: PLLC
- iCE40 UltraPlus device family: PLL_B

The AMD primitives are as listed below:

- 7-Series devices: MMCME2_BASE, MMCME2_ADV, PLLE2_BASE, PLLE2_ADV
- UltraScale devices: MMCME3_BASE, MMCME3_ADV, PLLE3_BASE, PLLE3_ADV, PLLE4_BASE, PLLE4_ADV

The Lattice primitives are as listed below:
- LFCPNX, LFD2NX, LFMXOS, LIFCL, UT24C, and UT24CP device families: PLL/PLLA
- Avant device family: PLLC
- iCE40 UltraPlus device family: PLL_B

The general clock input. For Lattice device, only one input is available for the PLL. You can use the DCS primitive to MUX clock inputs.

For AMD device, CLKFBIN refers to the feedback clock input. For Lattice device, the PLLREFCS primitive is used to support the dynamic reference clock switching using the SEL signal.

For AMD device the primitive signal controls the state of the clock input MUX: CLKIN1/2.

The asynchronous reset signal. For Lattice, set active high to reset the PLL.

The dynamic reconfiguration interface signals. For Lattice device, the LMMI or APB interface is used for dynamic reconfiguration. Refer to the sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095) or the document for respective family for details of operation.

APB serial interface can also be used. The register map is identical to the LMMI.
### AMD Device Lattice Device Descriptions

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>Lattice Device</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKOUTx, CLKOUTxB</td>
<td>CLKOP, CLKOSx</td>
<td>The AMD primitives are referring to the clock output and its inverted version. For Lattice device, the inverted version of the clock could be done at the clock tree level.</td>
</tr>
<tr>
<td>CLKFBOUT, CLKFBOUTB</td>
<td>Refclk</td>
<td>The dedicated MMCM feedback output and its inverted version. For Lattice device, the inverted version of the clock could be done at the clock tree level.</td>
</tr>
<tr>
<td>LOCKED</td>
<td>LOCK</td>
<td>The status of the PLL.</td>
</tr>
<tr>
<td>PWRDWN</td>
<td>PLLPD_EN_N</td>
<td>The AMD primitive is used to power down the MMCMs. For Lattice device, the same feature exist with the PLLPD_EN_N signal.</td>
</tr>
<tr>
<td>PSEN, PSINCDEC, PSCLK, PSDONE</td>
<td>PHASESEL[2:0], PHASEDIR, PHASESTEP, PHASELOADREG</td>
<td>The phase shift control signals.</td>
</tr>
</tbody>
</table>

### 2.5.2. CMT Features Comparison

UltraScale MMCMs are similar to the MMCM in the AMD 7-Series devices. PLLs are considered as a subset of MMCM with reduced features. **Table 2.9** summarize the difference between AMD MMCM, PLL and their Lattice equivalent replacement unit.

**Table 2.9. CMT Features Comparison Between Lattice and AMD Devices**

<table>
<thead>
<tr>
<th>CMT Features</th>
<th>AMD Device MMCM</th>
<th>AMD Device PLL</th>
<th>Lattice Device PLL (CertusPro-NX)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Frequency Range</td>
<td>10 MHz – 800 MHz</td>
<td>19 – 800 MHz</td>
<td>10 MHz – 500 MHz</td>
</tr>
<tr>
<td>Output Frequency Range</td>
<td>4.69 MHz – 800 MHz</td>
<td>6.25 – 800 MHz</td>
<td>6.25 MHz – 800 MHz</td>
</tr>
<tr>
<td>VCO Frequency</td>
<td>600 MHz – 1600 MHz</td>
<td>800 – 2133 MHz</td>
<td>800 MHz – 1600 MHz</td>
</tr>
<tr>
<td>Spread Spectrum</td>
<td>Yes</td>
<td>No</td>
<td>Yes (20 kHz – 200 kHz)</td>
</tr>
<tr>
<td>Phase Shift</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Number of outputs</td>
<td>8 outputs per MMCM</td>
<td>7 outputs per PLL</td>
<td>6 outputs per PLL (CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5)</td>
</tr>
<tr>
<td>Fractional Divide</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Programmable and dynamic phase control</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Register interface</td>
<td>AXI Bus</td>
<td>AXI Bus</td>
<td>LMMI or APB</td>
</tr>
</tbody>
</table>

The Nexus PLL supports Spread spectrum clock generation through Lattice Radiant™ IP Catalog. The spread spectrum function is integrated with the Fractional-N controls and supports Centered Spread or Down Spread, triangle wave, 0.25% per step from 1.00% to 2.00% with modulation frequency range from 24.42 kHz to 200 kHz.

### 2.5.3. Design Conversion Recommendations

To convert AMD MMCM and PLL, it is recommended to use the IP Catalog or IP Express to generate equivalent PLL unit for your design.

Note that using the AMD IP Catalog gives you the option to enable differential buffer when configuring the MMCM or PLL. This automatically generates a PLL with differential clock input buffer (IBUFDS).

Lattice does not offer the differential buffer generation option at the PLL interface level. In general, all design signals within the HDL code are defined as single ended pin. The pin type could be assigned at the constraint editor for single ended or differential type. When locking a differential pin on the constraint editor, the complement is automatically reserved.

Lattice offers the option of instantiating a differential buffer in the HDL code if desired (use DIFFCLKIO primitive for LFCPNX and UT24CP). For details, refer to Figure 2.6.
2.6. Internal Memory Configuration

2.6.1. Embedded and Distributed Memory Comparison

This section compares the difference of architecture between Lattice and AMD internal memories. Both architectures integrate distributed and embedded blocks of RAM. For a small buffering, distributed memory is used. Bigger memory is implemented in the RAM blocks. Both types could be inferred or instantiated in the code.

If the memory is coded in the HDL code, the synthesis tool will automatically infer either distributed or EBR, based on the size of the memory. You can also force one or the other implementation by using the `syn_ramstyle` synthesis attribute. The `syn_ramstyle` attribute specifies the implementation to use for an inferred RAM. You can apply `syn_ramstyle` globally to a module or a RAM instance.

The following values can be specified globally or on a module or a RAM instance:

- **Registers** – Causes an inferred RAM to be mapped to registers (flip-flops and logic) rather than the technology-specific RAM resources. This implementation is not resource efficient. If your RAM resources are limited, you can use this attribute to map additional RAMs to registers instead of the dedicated or distributed RAM resources.
- **Distributed** – Causes the RAM to be implemented using the distributed RAM or PFU resources.
- **Block_ram** – Causes the RAM to be implemented using the dedicated RAM blocks or EBR.

Both Lattice and AMD architectures allow a certain percentage of the available LUTs to be configured as small memory blocks. These are usually used in complementarity with Block RAM (EBR) to implement small shift register, buffering or to store small amount of initialization data or filter coefficients.

Since AMD use a LUT6 architecture, each LUT6 can be converted to a 64×1 memory element (512 bits: 64×8 by AMD CLB).

For Lattice architecture a LUT4 is used which translates to a 16×1 memory element. Each Lattice PFU can be converted to a 16×4 memory block (64 bit per PFU). Only slice 0 and slice 1 are available for distributed memory. Slice 2 is used to provide memory address and control signals. Refer to the specific device datasheet for more details.

Multiple PFUs could be cascaded to generate a larger memory. You can use the Lattice software IP generation tool to generate such memory.
The source code provided in the Source HDL Code Example section is not specific to Lattice or AMD devices. It can be targeted to either one with no changes required. You may only need to adjust the attributes to guide the implementation of the memory (EBR or Distributed).

Refer to the following synthesis tool usage guides for more details about the attributes:


More details about this subject are discussed in the Attributes Conversion Examples section. Table 2.10 provides a summary of different resources available for each architecture.

Table 2.10. RAM Type Comparison Between Lattice and AMD Devices

<table>
<thead>
<tr>
<th>RAM Type</th>
<th>AMD Device</th>
<th>Lattice Device</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Distributed Memory</td>
<td>LUT6 based</td>
<td>LUT4 based</td>
<td>The LUT6 has 64-bit memory and LUT4 has 16-bit memory.</td>
</tr>
<tr>
<td>Block RAM Size</td>
<td>18 kb/36 kb</td>
<td>18 kb</td>
<td>The Lattice Avant device offers a 32 kb block RAM size.</td>
</tr>
<tr>
<td>Single Port</td>
<td>Yes</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Pseudo Dual Port</td>
<td>Yes</td>
<td>Yes</td>
<td>You can use the Lattice software (IP Catalog) to generate the equivalent module and select the required options. Port names may differ, refer to Table 2.15 for more details.</td>
</tr>
<tr>
<td>True Dual Port</td>
<td>Yes</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>ROM</td>
<td>Yes</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>FIFO Dual Clock</td>
<td>Yes</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Memory initialization</td>
<td>Yes</td>
<td>Yes</td>
<td>You can initialize memories to all 1, 0, or provide a custom initialization memory file.</td>
</tr>
<tr>
<td>Power Up Condition</td>
<td>0</td>
<td>0</td>
<td>The default value is 0.</td>
</tr>
</tbody>
</table>

**Note:** Older generation devices have smaller block RAM sizes.

### 2.6.2. Source HDL Code Example

The following code is an example of a source HDL code:

```vhdl
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
library synplify;

entity ram is
  generic (
    addr_width: natural := 4;
    data_width: natural := 8);
  port (
    addr: in std_logic_vector (addr_width - 1 downto 0);
    write_en: in std_logic;
    clk: in std_logic;
    din: in std_logic_vector (data_width - 1 downto 0);
    dout: out std_logic_vector (data_width - 1 downto 0));
end ram;

architecture rtl of ram is
  type mem_type is array ((2** addr_width) - 1 downto 0) of
    std_logic_vector(data_width - 1 downto 0);
  signal mem : mem_type;
  -- Define RAM as an indexed memory array.
  attribute syn_ramstyle : string;
  --attribute syn_ramstyle of mem : signal is "block_ram";
  --attribute syn_ramstyle of mem : signal is "distributed";
```
begin
  process (clk)
  begin
    if (clk'event and clk = '1') then
      -- Control with clock edge
      if (write_en = '1') then
        -- Control with a write enable.
        mem(conv_integer(addr)) <= din;
      end if;
      dout <= mem(conv_integer(addr));
    end if;
  end process;
end rtl;

2.6.3. Large Memory Blocks

Large block RAMs are available in the UltraScale+ devices which are called the UltraRAM blocks. These are large blocks of RAMs meant to serve as additional memory resources beyond what is available in the EBR and PFU for certain video or communication applications which require a large amount of memory.

Lattice devices has an equivalent Large RAM (LRAM) block with some differences which are listed in Table 2.11. Note that even smaller density Lattice devices integrate the LRAM blocks.

Table 2.11. LRAM and UltraRAM Features Comparison Between Lattice and AMD

<table>
<thead>
<tr>
<th>Large RAM Features</th>
<th>AMD Device</th>
<th>Lattice Device</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Name</td>
<td>UltraRAM</td>
<td>LRAM</td>
<td>LRAM is offered on the CertusPro-NX devices.</td>
</tr>
<tr>
<td>Data width</td>
<td>Fixed (72-bits)</td>
<td>Configurable (1-64 bits)</td>
<td>Refer to the Memory User Guide for Nexus Platform (FPGA-TN-02094) for more details.</td>
</tr>
<tr>
<td>Block RAM Size</td>
<td>288 kb</td>
<td>512 kb</td>
<td>—</td>
</tr>
<tr>
<td>Single Port</td>
<td>Yes</td>
<td>Yes</td>
<td>UltraRAM can only support read or write per port per cycle (not a real dual port). It has a fixed read behavior; there are no user definable read-first, write-first, no-change like with EBR. Lattice devices have more flexibility. You can configure the LRAM operation based on attributes like EBR. Refer to the Read and Write Priority section for more information.</td>
</tr>
<tr>
<td>Pseudo Dual Port</td>
<td>Single clock</td>
<td>Single clock</td>
<td>—</td>
</tr>
<tr>
<td>True Dual Port</td>
<td>Single clock</td>
<td>Single clock</td>
<td>—</td>
</tr>
<tr>
<td>ROM</td>
<td>No</td>
<td>Yes</td>
<td>UltraRAM does not support ROM mode.</td>
</tr>
<tr>
<td>FIFO</td>
<td>No</td>
<td>No</td>
<td>No native support for both devices.</td>
</tr>
<tr>
<td>ECC support</td>
<td>Yes</td>
<td>Yes</td>
<td>Both architectures provide ECC module with Single Error Correction - Double Error Detection (SECDED) capability.</td>
</tr>
<tr>
<td>Memory initialization</td>
<td>No</td>
<td>Yes</td>
<td>You can initialize memories to all 1, 0, or provide a custom initialization memory file.</td>
</tr>
<tr>
<td>Power up condition</td>
<td>0</td>
<td>0</td>
<td>The default value is 0.</td>
</tr>
</tbody>
</table>

2.6.4. Read and Write Priority

To avoid data collision and better control the memory behavior, any port which has both Read access and Write access has a Write Mode attribute. Both AMD and Lattice devices offer this control.

For AMD devices, this attribute is available for Port A in the Single Port Mode and for both Port A and Port B in True Dual-Port Mode. In Pseudo Dual-Port and ROM Modes, no Write Mode attribute is available as there are no ports with both Read access and Write access.

For Lattice devices, there are three possible values for Write Mode attribute: Normal, Write Through, and Read Before Write. All three modes are supported in the Single Port LRAM, while only Normal and Write Through are supported in the True Dual-Port LRAM.
The description of each value is as follows:

- In the Normal mode, the output data is not changed nor updated during the write operation.
- In the Write Through mode, the output data is updated with the input data during the write cycle.
- In the Read Before Write mode, the output data port is updated with the existing data stored in the write address, during a write cycle. This mode is supported only in the Single Port LRAM.

For more information, refer to the Memory Modules User Guide (FPGA-IPUG-02033).

Table 2.12 provides AMD device memory attributes and their Lattice device memory attributes equivalent.

<table>
<thead>
<tr>
<th>AMD Device Attribute</th>
<th>Lattice Device Attribute</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>NO_CHANGE Mode</td>
<td>Normal mode (default)</td>
<td>Data output remains the last read data and is unaffected by a write operation on the same port.</td>
</tr>
<tr>
<td>READ_FIRST or Read-Before-Write Mode</td>
<td>Read Before Write mode</td>
<td>This mode is supported only in the Single Port LRAM.</td>
</tr>
<tr>
<td>WRITE_FIRST or Transparent Mode (Default)</td>
<td>Write Through mode</td>
<td>The output data is updated with the input data during the write cycle.</td>
</tr>
</tbody>
</table>

When the Memory IP module is generated by the IP Catalog, the default parameter is used. You can change it to the desired value. Below is a DPRAM IP example for a CertusPro-NX device in Verilog.

The module wrapper, will have the WRITE_MODE default parameter normal for both ports A and B. You can force these values to the desired behavior by changing this parameter.

```
module TDPRAM_test (  
  clk_a_i,  
  clk_b_i,  
  rst_a_i,  
  rst_b_i,  
  clk_en_a_i,  
  clk_en_b_i,  
  wr_en_a_i,  
  wr_en_b_i,  
  wr_data_a_i,  
  addr_a_i,  
  rd_data_a_o,  
  wr_data_b_i,  
  addr_b_i,  
  rd_data_b_o) ;  
  input clk_a_i ;  
  input clk_b_i ;  
  input rst_a_i ;  
  input rst_b_i ;  
  input clk_en_a_i ;  
  input clk_en_b_i ;  
  input wr_en_a_i ;  
  input wr_en_b_i ;  
  input [17:0] wr_data_a_i ;  
  input [8:0] addr_a_i ;  
  output [17:0] rd_data_a_o ;  
  input [17:0] wr_data_b_i ;  
  input [8:0] addr_b_i ;  
  output [17:0] rd_data_b_o ;
```
parameter MEM_ID = "TDPRAM_test" ; TDPRAM_test_ipgen_lsscram_dp_true #( .FAMILY("LFCPNX"),
   .MEM_ID(MEM_ID),
   .MEM_SIZE("18,512"),
   .ADDR_DEPTH_A(512),
   .DATA_WIDTH_A(18),
   .ADDR_DEPTH_B(512),
   .DATA_WIDTH_B(18),
   .ADDR_WIDTH_A(9),
   .REGMODE_A("reg"),
   .RESETMODE_A("sync"),
   .RESET_RELEASE_A("sync"),
   .REGMODE_B("reg"),
   .RESETMODE_B("sync"),
   .RESET_RELEASE_B("sync"),
   .BYTE_ENABLE_A(0),
   .BYTE_SIZE_A(9),
   .BYTE_SIZE_B(9),
   .BYTE_WIDTH_A(2),
   .BYTE_ENABLE_B(0),
   .BYTE_WIDTH_B(2),
   .ADDR_WIDTH_B(9),
   .ECC_ENABLE(0),
   .INIT_MODE("none"),
   .INIT_FILE("none"),
   .INIT_FILE_FORMAT("hex"),
   .INIT_VALUE_00("0x0000000000000000000000000000000000000000000000000000000000000000"),
   ...
   .INIT_VALUE_3F("0x0000000000000000000000000000000000000000000000000000000000000000"))

lsscram_dp_true_inst (  .clk_a_i(clk_a_i),
   .clk_b_i(clk_b_i),
   .rst_a_i(rst_a_i),
   .rst_b_i(rst_b_i),
   .clk_en_a_i(clk_en_a_i),
   .clk_en_b_i(clk_en_b_i),
   .wr_en_a_i(wr_en_a_i),
   .wr_en_b_i(wr_en_b_i),
   .wr_data_a_i(wr_data_a_i[17:0]),
   .addr_a_i(addr_a_i[8:0]),
   .rd_data_a_o(rd_data_a_o[17:0]),
   .wr_data_b_i(wr_data_b_i[17:0]),
   .addr_b_i(addr_b_i[8:0]),
   .ben_a_i(2'b11),
   .ben_b_i(2'b11),
   .rd_data_b_o(rd_data_b_o[17:0]),
Endmodule ;
2.6.5. Memory Size and Configuration

Table 2.13 lists the maximum amount of memory available per Lattice device family for EBR and LRAM.

Table 2.13. Maximum Memory Available per Lattice Device Family

<table>
<thead>
<tr>
<th>Device Family/Max. Memory</th>
<th>iCE40 UltraPlus</th>
<th>Mach-NX/MachXO/MachXO2/MachXO3/MachXO3D/MachXO5-NX</th>
<th>ECP5/ECP5-5G</th>
<th>CrossLink/CrossLink-NX</th>
<th>CertusPro-NX</th>
<th>Avant</th>
</tr>
</thead>
<tbody>
<tr>
<td>Block RAM</td>
<td>0.12 Mb</td>
<td>1.4 Mb</td>
<td>3.7 Mb</td>
<td>1.1 Mb</td>
<td>3.7 Mb</td>
<td>35.6 Mb</td>
</tr>
<tr>
<td>Large RAM Blocks</td>
<td>1 Mb</td>
<td>0.5 Mb</td>
<td>—</td>
<td>2.5 Mb</td>
<td>3.5 Mb</td>
<td>—</td>
</tr>
<tr>
<td>Distributed Memory</td>
<td>—</td>
<td>0.184 Mb</td>
<td>0.64 Mb</td>
<td>0.24 Mb</td>
<td>0.64 Mb</td>
<td>4.14 Mb</td>
</tr>
<tr>
<td>UFM</td>
<td>—</td>
<td>15.36 Mb</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

Notes:
- Large RAM blocks are offered in smaller density devices.
- Memory driven design may be able to fit in smaller devices.

2.6.6. Memory Primitives Comparison

AMD 7-Series device memory blocks are 36 kb and can be split in two 18 kb. The Lattice device EBR are 18 kb each for the Nexus device family and 32 kb for the Avant device family. Table 2.14 lists the different primitives that you may see with AMD device architecture and potential Lattice device equivalent primitives for Nexus devices.

Table 2.14. Memory Primitives for Lattice and AMD Devices

<table>
<thead>
<tr>
<th>Primitive</th>
<th>Device</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAMB18E1</td>
<td>AMD Device</td>
<td>The RAM_MODE attribute determines the mode of the RAM block, either the SDP mode or true dual-port (TDP) mode.</td>
</tr>
<tr>
<td>RAMB36E1</td>
<td>AMD Device</td>
<td></td>
</tr>
<tr>
<td>FIFO18E1</td>
<td>AMD Device</td>
<td></td>
</tr>
<tr>
<td>FIFO36E1</td>
<td>AMD Device</td>
<td></td>
</tr>
<tr>
<td>URAM288_BASE</td>
<td>AMD Device</td>
<td></td>
</tr>
<tr>
<td>DP16K</td>
<td>Lattice Device</td>
<td>16 kb Dual Port Block RAM</td>
</tr>
<tr>
<td>DPR16X4</td>
<td>Lattice Device</td>
<td>Distributed Pseudo Dual Port RAM with Synchronous Write and Asynchronous Read</td>
</tr>
<tr>
<td>DPS5C512K</td>
<td>Lattice Device</td>
<td>512 kb Single Clock Dual Port Block RAM</td>
</tr>
<tr>
<td>FIFO16K</td>
<td>Lattice Device</td>
<td>16 kb FIFO</td>
</tr>
<tr>
<td>PDP16K</td>
<td>Lattice Device</td>
<td>16 kb Pseudo Dual Port Block RAM</td>
</tr>
<tr>
<td>PDP5C16K</td>
<td>Lattice Device</td>
<td>16 kb Pseudo Dual Port Single Clock Block RAM</td>
</tr>
<tr>
<td>PDPS5C512K</td>
<td>Lattice Device</td>
<td>512 kb Single Clock Pseudo Dual Port Block RAM</td>
</tr>
<tr>
<td>SP16K</td>
<td>Lattice Device</td>
<td>16 kb Single Port Block RAM</td>
</tr>
<tr>
<td>SPS512K</td>
<td>Lattice Device</td>
<td>512 kb Single Port Block RAM</td>
</tr>
<tr>
<td>SPR16X4</td>
<td>Lattice Device</td>
<td>Distributed Single Port RAM with Synchronous Write and Asynchronous Read</td>
</tr>
</tbody>
</table>

Figure 2.7 shows the block diagrams of Lattice DP16K and FIFO16K primitives for Nexus platform devices.
Table 2.15 provides detailed differences in port naming between Lattice FPGA devices, which is mainly for the CertusPro-NX devices, and the AMD 7-Series/ UltraScale devices.

### Table 2.15. Port Naming Comparison Between Lattice and AMD Devices

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>Lattice Device</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>DI[A</td>
<td>B]</td>
<td>DI[A</td>
</tr>
<tr>
<td>EN[A</td>
<td>B]</td>
<td>CS[A</td>
</tr>
<tr>
<td>RSTREG[A</td>
<td>B]</td>
<td>RST[A</td>
</tr>
<tr>
<td>DO[A</td>
<td>B]</td>
<td>DO[A</td>
</tr>
<tr>
<td>DOP[A</td>
<td>B]</td>
<td>DO[A</td>
</tr>
<tr>
<td>CASCADEIN[A</td>
<td>B]</td>
<td>N/A</td>
</tr>
<tr>
<td>CASCADEOUT[A</td>
<td>B]</td>
<td>N/A</td>
</tr>
</tbody>
</table>

### 2.6.7. Design Conversion Recommendations

When converting a memory block from AMD device architecture to Lattice device architecture, you can refer to the following recommendations:

- Memory Primitives between the two architectures may be too different, it is best to use the IP Express or IP Catalog to generate a Lattice equivalent memory. Define the size, parameter and attributes using the knowledge acquired in this section to have an equivalent functional memory.
- Memory types: SPRAM, DPRAM, PDPRAM, FIFO, and ROM.
- Memory sizes: Address and data bus.
- Enable Input/Output registers as needed.
- Enable Byte enable if needed.
• Reset: Synchronous or Asynchronous
• Memory initialization values.
• Enable ECC if required.
• Set WRITE_MODE operation. Note that the default value differs between AMD and Lattice devices.
• The Lattice IP generated should have equivalent ports.
• Choose the same IP module name to minimize source code changes.
• In the source code, change the module instantiated with the one generated. Or create a wrapper that maps the names of the Lattice module to the AMD module.

**Note:** When using memory element in your design for filter implementation or other use cases, the latency of data in and out of the memory is important for the proper functionality of the design. Having a different latency of data out of the memory element could impact the logic integrity. Latency could be caused by pipeline registers that you enable for the generated module.

### 2.6.7.1. Example Case

When you use a FIFO in a digital FIR filter implementation, latency is compensated in the design to have the right filter logic implemented.

When you generate a FIFO, you have the options to enable the output register and high-speed implementation. Enabling these options will add extra latency, but the design will have a higher performance and the Memory Tco will be faster. For a proper conversion, you need to keep latency consistent with the original design. **Figure 2.8** shows the FIFO configuration interface of the Lattice Radiant IP catalog.

**Figure 2.8. FIFO Configuration Interface of Lattice Radiant IP Catalog**
The difference in behavior between enabling and disabling the output register is illustrated in the waveforms in Figure 2.9.

Figure 2.9. Wave Forms of FIFO Dual Clock Module With and Without Registers
2.7. DSP Blocks

2.7.1. DSP Architectures Comparison

Both Lattice and AMD devices have hardware DSP units as part of their FPGA architectures. The different modes of operations available are as follows:

- **MULT** (Multiply)
- **MAC** (Multiply, Accumulate)
- **MULTADDSUB** (Multiply, Addition/Subtraction)
- **MULTADDSUBSUM** (Multiply, Addition/Subtraction, Summation)

DSP primitives can be directly instantiated in the design HDL source file. Each of the primitives has a fixed set of attributes that can be customized to meet the design requirements.

Lattice device DSP blocks are configurable to support multiple bus widths. Each block could be configured to support one 36 × 36, two 18 × 36, four 18 × 18, or eight 9 × 9 bus width.

For more information on the Lattice device DSP, refer to the following documents:

- **sysDSP User Guide for Nexus Platform (FPGA-TN-02096)**, other Lattice device families have equivalent document.
- **DSP Arithmetic Modules User Guide (FPGA-IPUG-02050)**
- **Arithmetic Modules User Guide (FPGA-IPUG-02032)**

Primitives for both AMD and Lattice devices are listed in Table 2.16.

<table>
<thead>
<tr>
<th>AMD Primitive</th>
<th>Lattice Primitive (Nexus Device Family)</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>DSP48E2 (UltraScale device)</td>
<td>MULT18X18</td>
<td>18 × 18 Multiplier with Optional Input/Output Registers</td>
</tr>
<tr>
<td>DSP48E1 (7-Series and Virtex 6 device)</td>
<td>MULT18X36</td>
<td>18 × 36 Multiplier with Optional Input/Output Register</td>
</tr>
<tr>
<td>DSP48E (Virtex-5 device)</td>
<td>MULT36X36</td>
<td>36 × 36 Multiplier with Optional Input/Output Register</td>
</tr>
<tr>
<td>DSP48E/1 (25 × 18)</td>
<td>MULTADDSUB18X18</td>
<td>18 × 18 Multiplier and Accumulator</td>
</tr>
<tr>
<td>DSP48E2 (27 × 18)</td>
<td>MULTADDSUB18X36</td>
<td>18 × 36 Multiplier and Adder/Subtractor</td>
</tr>
<tr>
<td>Larger multipliers can be built by cascading</td>
<td>MULTPREADD18X18</td>
<td>18 × 18 Multiplier with Pre-Adder</td>
</tr>
<tr>
<td></td>
<td>MULTPREADD9X9</td>
<td>9 × 9 Multiplier with Pre-adder</td>
</tr>
<tr>
<td></td>
<td></td>
<td>There are more options available, refer to the <strong>sysDSP User Guide for Nexus Platform (FPGA-TN-02096)</strong> for more details.</td>
</tr>
</tbody>
</table>

2.7.2. DSP Features Comparison

Table 2.17 compares the AMD DSP48E1 multiplier core and the Lattice DSP core features.

<table>
<thead>
<tr>
<th>DSP Features</th>
<th>AMD Device</th>
<th>Lattice Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pre-adder</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Multiplier</td>
<td>Only 25 × 18 (7-Series Device) And 27 × 18 (UltraScale Device)</td>
<td>36 × 36, 18 × 18, 9 × 9</td>
</tr>
<tr>
<td>Add/Subtract/accumulate</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Pattern detector</td>
<td>Yes</td>
<td>Need to be implemented in the logic</td>
</tr>
<tr>
<td>Basic logic function (XOR,NOR...)</td>
<td>Yes</td>
<td>Need to be implemented in the logic</td>
</tr>
<tr>
<td>Saturation and rounding options</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Cascading DSP blocks</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Configurable Pipeline Register</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>
2.7.3. DSP Port Mapping Comparison

Table 2.18 shows the port mapping between the AMD Multiplier Core and the Lattice IP core.

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>Lattice Device</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>A [ ]</td>
<td>Data_a_i [ ]</td>
<td>Data Input Port A</td>
</tr>
<tr>
<td>B [ ]</td>
<td>Data_b_i [ ]</td>
<td>Data Input Port B</td>
</tr>
<tr>
<td>CLK</td>
<td>clk_i</td>
<td>Clock Port</td>
</tr>
<tr>
<td>CE</td>
<td>clk_en_i</td>
<td>Clock Enable Port</td>
</tr>
<tr>
<td>SCLR</td>
<td>rst_i (Sync only)</td>
<td>Active HIGH reset for both (sync/Async)</td>
</tr>
<tr>
<td>P [ ]</td>
<td>Result_o[]</td>
<td>Multiplication result</td>
</tr>
</tbody>
</table>

It is highly recommended to use the IP Catalog to convert the Multiplier Core that targets an AMD device into multipliers for Lattice FPGA devices. Figure 2.10 shows the difference between AMD and Lattice IP Catalog Interfaces.

**Note:** The AMD IP Catalog allows you to configure the DSP block from one main interface to implement multiplication, accumulation, adder, and so on. With Lattice IP Catalog, you have multiple IP Catalog units that you need to select from depending on the operation mode that you have to implement.

![Figure 2.10. Comparison Between AMD and Lattice IP Catalog Interfaces](image-url)
2.7.4. Design Conversion Recommendations

You can refer to the following recommendations when performing the conversion:

- In the original code, identify if the DSP or ALU function is inferred or hard coded using the primitives.
  - If the function is inferred, Lattice synthesis tool should be able to convert the function using the proper configuration. Verify implementation and use HDL attribute to force a desired implementation.
  - If the source code refers to the primitives, you will need to generate equivalent functional block and instantiate it in the HDL code. You can use the primitive listed in this section or use the IP Catalog which is recommended.
- Verify the bus size and data sign (signed versus unsigned). Lattice device support signed and unsigned on both ports A and B.
- Verify the number of pipeline registers. Lattice device DSP blocks offer pipeline stage on top of the input and output registers. Using the IP Catalog, you can generate a DSP-based or a LUT-based implementation. DSP implementation is recommended as it offer better performance and does not use fabric logic.
- Replace the AMD component in the source code by the one generated for Lattice device architecture.
- In some designs you may have attributes that guide the implementation to use the DSP blocks of the architecture. Refer to the followings for more details:
  - For these AMD device attributes:
    ```vhdl
    attribute use_dsp48 : string;
    attribute use_dsp48 of coreTransform : entity is "yes";
    ```
    You can use these equivalent Lattice device attributes:
    ```vhdl
    attribute syn_multstyle : string;
    attribute syn_multstyle of coreTransform : entity is "block_mult";
    ```

Note: The input, output and pipeline registers will enhance the design performance but may have an impact on the design functional integrity. Make sure you keep the number of pipeline registers consistent between the original design and the converted one.

2.7.5. DSP Inferring Design Example

The following VHDL code is not technology dependent, you could target this to either AMD or Lattice device. The synthesis tool will automatically infer a DSP block to implement the required function unless you have an attribute to force the implementation in the logic gates.

The function described in the code is a multiplier with pre-adder and uses the input and output registers. The implementation in either AMD or Lattice should take only one DSP block.

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity presubmult is
  generic (
    AWIDTH : natural := 12; -- Width of A input
    BWIDTH : natural := 16; -- Width of B input
    CWIDTH : natural := 16 -- Width of C input);
  port (clk : in std_logic; -- Clock
    ain : in std_logic_vector(AWIDTH-1 downto 0); -- A input
    bin : in std_logic_vector(BWIDTH-1 downto 0); -- B input
    cin : in std_logic_vector(CWIDTH-1 downto 0); -- C input
    pout : out std_logic_vector(BWIDTH+CWIDTH downto 0) -- Output );
  end presubmult;

architecture rtl of presubmult is

signal a : signed(AWIDTH-1 downto 0);
```

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
signal b : signed(BWIDTH-1 downto 0);
signal c : signed(CWIDTH-1 downto 0);
signal add : signed(BWIDTH downto 0);
signal mult, p, : signed(BWIDTH+CWIDTH downto 0);

begin

process(clk)
begin
if rising_edge(clk) then
    a <= signed(ain);
    b <= signed(bin);
    c <= signed(cin);
    mult <= (resize(a, BWIDTH+1) +resize(b, BWIDTH+1))* c;
end if;
end process;
pout <= std_logic_vector(mult);
end rtl;

Figure 2.11. Synplify Pro RTL View

Going through the Map process, the pipeline registers are no longer visible as they are integrated in the DSP block. The AMD Vivado™ tool infers a DSP48E1. Based on the block configuration, there is a similar information to the one listed for Lattice MULTPREADD18X18 that is inferred by the Lattice Radiant software. Input A, B, and C are all registered and output registers are also enabled. Refer to Figure 2.12 for more details.
2.8. SerDes/Transceivers

2.8.1. SerDes/Transceivers Comparison

The Lattice device SerDes or transceivers are comparable to those in the AMD devices. The speed and protocols that are supported may vary between families. Refer to the Lattice specific device summary table or Table 3.2 for details about the number of SerDes and max speed supported by each family.

For a device to support a certain standard, a compliance to the specification is required. In addition to the SerDes speed, the requirement is applicable to other aspects such as jitter, eye diagram Rx and Tx, and serial data stream characteristics support.

Lattice devices are tested for compliance with the standard and for guarantee with the conformity of the signal to the specification parameters. Refer to the specific device family datasheet for supported protocols by the device. Table 2.19 shows the comparison of the number and speed of SerDes between AMD and Lattice devices.

<table>
<thead>
<tr>
<th>Device Family/SerDes Specification</th>
<th>AMD Artix-7</th>
<th>AMD Kintex-7</th>
<th>AMD Virtex-7</th>
<th>Lattice ECPS/ECP5-5G</th>
<th>Lattice CertusPro-NX</th>
<th>Lattice Avant</th>
</tr>
</thead>
<tbody>
<tr>
<td># High speed Transceivers</td>
<td>16</td>
<td>32</td>
<td>96</td>
<td>8</td>
<td>8</td>
<td>28</td>
</tr>
<tr>
<td>Max Speed per Transceiver</td>
<td>6.6 Gb/s</td>
<td>12.5 Gb/s</td>
<td>28.05 Gb/s</td>
<td>5 Gb/s</td>
<td>10.315 Gb/s</td>
<td>25 Gb/s</td>
</tr>
<tr>
<td>PCIe Hard Core</td>
<td>Gen 2</td>
<td>Gen 2</td>
<td>Gen 2/3</td>
<td>Soft</td>
<td>Gen 1/2/3</td>
<td>Gen 1/2/3/4</td>
</tr>
</tbody>
</table>

Note: For Lattice devices, the transceivers are referred to as SerDes in the literature with different speed supported. For AMD devices, the transceivers are named differently based on their maximum speed supported. This means that GTP = 6.6 Gb/s, GTX = 12.5 Gb/s, GTH = 13.1 Gb/s, and GTZ = 28.05 Gb/s.

Each protocol implemented using these SerDes/transceivers is compliant to a standard. A physical coding sublayer (PCS) works behind the SerDes to implement the physical layer and interface to the fabric. This is applicable to most FPGA devices which includes encoding, decoding, scrambler, and elastic buffer among many others. Figure 2.13 shows a simplified example of the CertusPro-NX device PCS block.
2.8.2. Design Conversion Recommendations

At a high level, the implemented protocol using SerDes needs to have the same functionalities and to comply to the standard such as the PCIe family and Gigabit Ethernet. You need to provide special attention to optional features and IP core registers interface. Multiple options are usually offered. Depending on the IP, one or more of the following options are available:

- **AHB**: Advanced High-performance Bus (AHB) is a bus protocol introduced in Advanced Microcontroller Bus Architecture published by the Arm company. AHB is used for a high-frequency design.
- **APB**: Advanced Peripheral Bus (APB) is part of the Advanced Microcontroller Bus Architecture (AMBA) family protocols. APB is used to interface to peripherals that are low bandwidth and takes low power.
- **AXI4**: The Advanced eXtensible Interface (AXI4), is an on-chip communication bus protocol developed by the Arm company.
- **LMMI**: Lattice Memory Mapped Interface which is a parallel bus interface.

The choice of the bus interface protocol will have an impact on the rest of the design, and the way to interface and control the registers of the IP Module. Some work may be needed to adapt the design to the Lattice IP. For more information, refer to the [Lattice Memory Mapped Interface and Lattice Interrupt Interface User Guide](https://www.latticesemi.com/legal) (FPGA-UG-02039).

2.8.3. Lattice Device Supported SerDes Based Standards

The number of protocols supported per device will vary. Using the CertusPro-NX device family as an example, the protocols shown in Table 2.20 can be implemented using the SerDes and associated MPCS.

<table>
<thead>
<tr>
<th>Standard</th>
<th>Data Rate (Mb/s)</th>
<th>System Reference Clock (MHz)</th>
<th>FPGA Clock (MHz)</th>
<th>Number of Link Width</th>
<th>Encoding Style</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCI Express Gen1(^1)</td>
<td>2500</td>
<td>100, 125</td>
<td>125</td>
<td>x1, x2, x4</td>
<td>8b10b</td>
</tr>
<tr>
<td>PCI Express Gen2(^2)</td>
<td>5000</td>
<td>100, 125</td>
<td>125</td>
<td>x1, x2, x4</td>
<td>8b10b</td>
</tr>
<tr>
<td>PCI Express Gen3(^3)</td>
<td>8000</td>
<td>100, 125</td>
<td>250</td>
<td>x1, x2, x4</td>
<td>128b130b</td>
</tr>
<tr>
<td>Ethernet 1000BASE-X</td>
<td>1250</td>
<td>125</td>
<td>125</td>
<td>x1</td>
<td>8b10b</td>
</tr>
<tr>
<td>Ethernet SGMII</td>
<td>1250</td>
<td>125</td>
<td>125</td>
<td>x1</td>
<td>8b10b</td>
</tr>
<tr>
<td>Ethernet XAUI</td>
<td>3125</td>
<td>156,25</td>
<td>156,25</td>
<td>x4</td>
<td>8b10b</td>
</tr>
<tr>
<td>Ethernet QSGMII</td>
<td>5000</td>
<td>125</td>
<td>125</td>
<td>x1</td>
<td>8b10b</td>
</tr>
<tr>
<td>Ethernet 10GBASE-R(^2)</td>
<td>10312.5</td>
<td>161.1328125</td>
<td>161.1328125</td>
<td>x1</td>
<td>64b66b</td>
</tr>
<tr>
<td>SLVS-EC Grade1</td>
<td>~1250</td>
<td>—</td>
<td>—</td>
<td>x1, x2, x4, x6, x8</td>
<td>8b10b</td>
</tr>
<tr>
<td>SLVS-EC Grade2</td>
<td>~2500</td>
<td>—</td>
<td>~125</td>
<td>x1, x2, x4, x6, x8</td>
<td>8b10b</td>
</tr>
<tr>
<td>SLVS-EC Grade3</td>
<td>~5000</td>
<td>—</td>
<td>~125</td>
<td>x1, x2, x4, x6, x8</td>
<td>8b10b</td>
</tr>
</tbody>
</table>

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at [www.latticesemi.com/legal](http://www.latticesemi.com/legal). All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
### Notes:

1. CertusPro-NX supports a maximum of four lanes PCIe with hard IP.
2. CertusPro-NX SerDes does not support Ethernet 10GBASE-KR. Moreover, not all channels can support 10GBASE-R.

For more information on the CertusPro-NX device family (other Lattice device families have equivalent documents), refer to the following documents:

- CertusPro-NX Family Data Sheet (FPGA-DS-02086)
- CertusPro-NX SerDes/PCS User Guide (FPGA-TN-02245)
- CertusPro-NX Hardware Checklist (FPGA-TN-02255)

All these IPs could be parametrized using the IP Catalog or IP Express tools integrated with the Lattice Radiant and Diamond software platforms. A direct connection to the IP server is available for you to download the latest version of any of these IPs. **Figure 2.14** shows an example interface that is displayed for the connectivity IPs that could be installed on a local machine.

![Figure 2.14. Lattice Radiant Software IP Catalog GUI](image)

**Note:** Not all the IPs are available for all devices. You may see an exclamation mark if the IP does not apply to the selected device when opening the IP Catalog.
2.9. External Memory Interface

Both AMD and Lattice devices support multiple external memory interface protocols such as DDR2, LPDDR2, DDR3, LPDDR3, and LPDDR4. DDR memory interfaces use a non-continuous bidirectional strobe signal called DQS which is edge aligned with the data bus (DQ).

The most challenging part of the DDR Memory interface is the clock domain crossing from the DQS strobe signal to the system fabric clock domain. A 90-degree phase shift needs to be performed on the DQS to clock the data that is received by the FPGA fabric. Most of Lattice FPGA architectures include hardened PHY layer on specific PIC (Programmable I/O Cell) to facilitate this transfer.

The CertusPro-NX devices and other device families integrate the following hardened function on the I/O cell:

- DQS Clock Tree spanning the DQS group
- DDRDLL used to generate the 90-degree delay codes
- DLL-compensated DQS delay elements
- Input FIFO for read data clock domain transfer
- Dedicated DDR memory input and output registers
- Dynamic Margin Control Circuit to adjust Read and Write delays
- Input/Output Data Delay used to compensate for DQS clock tree delay
- ×4 or ×8 gearing box to demux the data bus

When migrating from AMD device to Lattice device, pay extra attention to the way the memory controller has been implemented. For example, AMD Spartan-6 FPGA devices incorporate full hardened memory-controller blocks. Whereas the AMD 7-Series FPGA devices implement the memory controller with a soft IP core and a hardened PHY layer that integrate similar functionalities like described above, which is similar to the Lattice design implementation. This method provides more design flexibility for you to customize your memory controller to meet your requirements.

Older generation AMD devices may have implementations that use the fabric logic for DQ/DQS to FPGA clock domain transfer. It is recommended to generate the required memory interface with the IPexpress (Diamond) or IP Catalog (Radiant) to have an optimized implementation and to avoid errors.

Figure 2.15 shows an example of an IP Catalog GUI for memory interface generation. Note that there are multiple options that can be set which includes the gearing ratio that allows you to have a wider bus with lower speed on the FPGA fabric.
2.9.1. Lattice Device Supported Standards

The external memory support standard will depend on the device family. For example, the CertusPro-NX device can be used to support the DDR3, DDR3L, LPDDR2, LPDDR3 and LPDDR4 memory interfaces. Refer to Table 2.21 for more details.

For more information on the CertusPro-NX device family (other Lattice device families have equivalent documents), refer to the following documents:

- CertusPro-NX Family Data Sheet (FPGA-DS-02086)
- CertusPro-NX High-Speed I/O Interface (FPGA-TN-02244)
- CertusPro-NX Hardware Checklist (FPGA-TN-02255)

Table 2.21. DDR Memory Configurations Support

<table>
<thead>
<tr>
<th>DDR Memory</th>
<th>Data Width</th>
<th>VCCIO</th>
<th>DQ</th>
<th>DQS</th>
<th>Module Types</th>
<th>Rank</th>
<th>Chip Selects</th>
<th>Write Leveling</th>
<th>CMD/ADDR Timing</th>
<th>Fmax</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR3</td>
<td>8, 16, 24, 32 bits</td>
<td>1.5 V</td>
<td>SSTL15_I</td>
<td>SSTL15D_I</td>
<td>UDIMM, SODIMM, RDIMM</td>
<td>Single, Dual</td>
<td>1, 2, 4</td>
<td>Yes</td>
<td>2T³</td>
<td>533 MHz</td>
</tr>
<tr>
<td>DDR3</td>
<td>8, 16, 24, 32 bits</td>
<td>1.5 V</td>
<td>SSTL15_I</td>
<td>SSTL15D_I</td>
<td>Embedded</td>
<td>Single, Dual</td>
<td>1, 2, 4</td>
<td>Yes¹</td>
<td>2T³</td>
<td>533 MHz</td>
</tr>
<tr>
<td>DDR3L</td>
<td>8, 16, 24, 32 bits</td>
<td>1.35 V</td>
<td>SSTL135_II</td>
<td>SSTL135D_II</td>
<td>UDIMM, SODIMM, RDIMM</td>
<td>Single, Dual</td>
<td>1, 2, 4</td>
<td>Yes</td>
<td>2T³</td>
<td>533 MHz</td>
</tr>
<tr>
<td>DDR3L</td>
<td>8, 16, 24, 32 bits</td>
<td>1.35 V</td>
<td>SSTL135_II</td>
<td>SSTL135D_II</td>
<td>Embedded</td>
<td>Single, Dual</td>
<td>1, 2, 4</td>
<td>Yes¹</td>
<td>2T³</td>
<td>533 MHz</td>
</tr>
<tr>
<td>LPDDR2</td>
<td>16 and 32 bits</td>
<td>1.2 V</td>
<td>HSUL12</td>
<td>HSUL12D</td>
<td>Embedded (Single Channel)</td>
<td>Single</td>
<td>1</td>
<td>No</td>
<td>ODDRX2</td>
<td>533 MHz</td>
</tr>
<tr>
<td>LPDDR4</td>
<td>16, 32, 64 bits</td>
<td>1.1 V</td>
<td>LVSTL11</td>
<td>LVSTL11D</td>
<td>Embedded (Single Channel)</td>
<td>Single</td>
<td>1, 2, 4</td>
<td>Yes¹</td>
<td>2T³</td>
<td>533 MHz</td>
</tr>
</tbody>
</table>

Notes:
1. If fly-by wiring is implemented.
2. Fly-by wiring is emulated using board traces.
3. CSN uses 1T timing.

All the memory parameters can be set when configuring the memory controller IP with the IP Catalog or IP Express.

Even though Lattice device support a DDR memory controller IP, you can implement your own custom design and take advantage of the hardened PHY Layer. For this type of implementation, you can refer to the IP Catalog Architecture module to configure the PHY for a specific memory interface as shown in Figure 2.16.
Figure 2.16. IP Catalog LPDDR4 Memory Interface Configuration Window
2.10. Other FPGA Device Hardened Functions

When converting the AMD designs, you may encounter some other hardened functions like the embedded microprocessor IP (microblaze), ADC, and cryptographic engine. Table 2.22 shows the comparison of these features between the AMD architecture and their equivalent for Lattice architecture.

Table 2.22. Hardened Functions Comparison Between Lattice and AMD Devices

<table>
<thead>
<tr>
<th>AMD Device</th>
<th>Lattice Device</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Microblaze: A family of drop-in, modifiable preset with 32-bit/64-bit RISC microprocessor configurations.</td>
<td>RISC-V: A soft IP which contains a 32-bit RISC-V processor core and optional submodules.</td>
<td>Lattice Propel™ software is the Embedded Design Environment to implement the RISC-V soft processor systems in the Lattice FPGA devices.</td>
</tr>
<tr>
<td>XADC: Dual 12-bit 1 MSPS analog-to-digital converters (ADCs).*</td>
<td>ADC: Dual ADC – 1 MSPS, 12-bit, with Simultaneous Sampling.</td>
<td>Use the IP Catalog to configure the ADC unit.</td>
</tr>
</tbody>
</table>

| Encryption: 256-bit AES encryption with the HMAC/SHA-256 authentication.* | • Cryptographic engine (CRE)  
• Bitstream encryption – using the AES-256.  
• Bitstream authentication – using the ECDSA.  
• Hashing algorithms – SHA, HMAC  
• True Random Number Generator  
• AES 128/256 Encryption | Crypto Engine are used during the FPGA configuration. These functions are available after the configuration for you to implement various cryptographic functions into your FPGA design. CRE bus interface is the LMMI. |

| Built-in SEU detection and correction | • Single Event Upset (SEU) Mitigation Support  
• Soft Error Detect (SED) – Embedded hard macro.  
• Soft Error Correction (SEC) – Transparent to user design operation.  
• Soft Error Injection – Emulate SEU event to debug system error handling. | Lattice CertusPro-NX devices offer extremely low Soft Error Rate (SER) due to the FD-SOI technology used. SEU features are also available. |

*Note: Applicable to all AMD 7-Series FPGA devices except for the XC7S6 and XC7S15 devices.

For more information on the Lattice Nexus device family (other Lattice device families have equivalent documents), refer to the following documents:

• ADC User Guide for Nexus Platform (FPGA-TN-02129)  
• Single Event Upset (SEU) Report for Nexus Platform (FPGA-TN-02174)  
• Using TraceID Technical Note (FPGA-TN-02084)
3. Selecting the Right Equivalent Target Device

3.1. Step 1: Collect Information from the AMD Report File

AMD tools provide you with a report file that can be found in the project directory or through the Vivado tool synth_design – Utilization. In the report file, you can find the information shown in Figure 3.1.

Alternatively, you can find the file with the .rpt extension and collect the information shown in Table 3.1. This information will help you to identify the best fit for your design in terms of used resources.

Table 3.1. List of Information to Collect from the AMD Report File

<table>
<thead>
<tr>
<th>AMD Design Information</th>
<th>Lattice Design Information</th>
<th>Notes</th>
</tr>
</thead>
</table>
| Logic Cells            | Logic Cells                 | For older devices, 1 Equivalent Logic Cell = LC * 1.125  
                         |                             | 1 logic Cell = 1.6 LUT4 equivalent  
                         |                             | 1 System Logic Cell = 2.1875 LUT4 equivalent |
| Block RAM              | EBR                         | Block RAM can have different sizes between the 2 architectures. Keep in mind that you can use the distributed memory if available. |
| Distributed RAM        | Distributed Memory          | The total amount of distributed memory, not the number of LUTs used as distributed memory. Keep in mind that you can use the EBRs if available. |
| UltraRAM               | LRAM                        | AMD design offers 288 kb versus 512 kb per block. |
| DSP                    | DSP                         | Take into consideration the configuration mode of each DSP block (MULT, ADD/SUB, and MAC) and the size (18×18, and so on). |
| DCM/MMCM               | sysPLL                      | The number of PLLs (DCM or MMCM). Refer to the PLL/MMCM/DCM section for differences and flexibilities of Lattice device PLL structure. |
| Transceivers           | SerDes                      | Collect the information on the number of transceivers and list of implemented protocols. Refer to the SerDes/Transceivers section to confirm the protocols supported by Lattice devices. |
| External Memory interface | External Memory interface | The external memory interface speed and size. Refer to the External Memory Interface section to confirm the interfaces supported by Lattice devices. |
| N/A                    | User Flash Memory           | AMD architecture does not include user flash memory. Look on the board level if there is such device. Device with user flash memory could be integrated. |
| PCIe Interface         | PCIe Interface              | The number of interfaces and PCIe Gen required. |
| ADC                    | ADC                         | — |
| I/O Pins (Max)         | I/O Pins (Max)              | Max number of I/Os used. |
| I/O Voltage            | I/O Voltage                 | The different interface voltages required. |
3.3. avec only 10
If the logic density is not required, you could potentially select the Lattice
include over 70
requirement.
For
have driven the selection of a larger
Keep in mind that you may be able to fit your design in a smaller size Lattice device. The design resource bottleneck may
3.2.

2.
1.

Notes:
1. Device integrates a non-volatile memory for single or multiple boots.
2. Junction temperature, Commercial operation is from 0 °C to +85 °C, Industrial operation is from −40 °C to +100 °C, and
Automotive operation is from −40 °C to +125 °C.

3.2. Step 2: Reconsider Your Device Size

Keep in mind that you may be able to fit your design in a smaller size Lattice device. The design resource bottleneck may have driven the selection of a larger AMD device.

For example, you need 300 I/Os for your design. In AMD Spartan-7 Series, XC7S75 is the smallest device option that fits your requirement. In the AMD Artix-7 Series, XC7A75T is the smallest device option that fits your requirement. Both options include over 70k logic cells.

If the logic density is not required, you could potentially select the Lattice MachXO2 device family that offers over 300 I/Os with only 10k logic cells. This selection will give an advantage on the price and power consumption of the device.

3.3. Step 3: Select the Equivalent Device

Select the equivalent device using the information from the previous steps and options provided in Table 3.2.

Table 3.2. Summary of Lattice Device Specifications Based on Different Device Family

<table>
<thead>
<tr>
<th>Device Family/ Specification</th>
<th>ICE40</th>
<th>MachXO2/ MachXO3/ MachXO5-NX</th>
<th>ECP5</th>
<th>CrossLink/ CrossLink-NX</th>
<th>Certus-NX/ CertusPro-NX</th>
<th>Avant</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic Cells</td>
<td>5k</td>
<td>25k</td>
<td>150k</td>
<td>39k</td>
<td>100k</td>
<td>637k</td>
</tr>
<tr>
<td>Block RAM</td>
<td>0.12 Mb</td>
<td>1.4 Mb</td>
<td>3.7 Mb</td>
<td>1.5 Mb</td>
<td>3.7 Mb</td>
<td>36 Mb</td>
</tr>
<tr>
<td>Large RAM Blocks</td>
<td>1 Mb</td>
<td>0.5 Mb</td>
<td>—</td>
<td>1 Mb</td>
<td>3.5 Mb</td>
<td>—</td>
</tr>
<tr>
<td>DSP</td>
<td>8</td>
<td>20</td>
<td>156</td>
<td>64</td>
<td>156</td>
<td>1800</td>
</tr>
<tr>
<td>PLL/DLL</td>
<td>1</td>
<td>2/2</td>
<td>4/2</td>
<td>3/2</td>
<td>4/2</td>
<td>11</td>
</tr>
<tr>
<td>SerDes</td>
<td>—</td>
<td>—</td>
<td>4</td>
<td>—</td>
<td>8</td>
<td>28</td>
</tr>
<tr>
<td>SerDes Max Speed</td>
<td>—</td>
<td>—</td>
<td>5 Gb/s</td>
<td>—</td>
<td>10.3 Gb/s</td>
<td>25 Gb/s</td>
</tr>
<tr>
<td>Memory interface</td>
<td>—</td>
<td>—</td>
<td>1066 Mb/s</td>
<td>—</td>
<td>1066 Mb/s</td>
<td>2400 Mb/s</td>
</tr>
<tr>
<td>User Flash Memory</td>
<td>—</td>
<td>—</td>
<td>15.36 Mb</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>PCIe Interface</td>
<td>—</td>
<td>—</td>
<td>Gen1/2</td>
<td>Gen1/2</td>
<td>Gen1/2/3</td>
<td>Gen1/2/3/4</td>
</tr>
<tr>
<td>ADC</td>
<td>—</td>
<td>2</td>
<td>—</td>
<td>2</td>
<td>2</td>
<td>—</td>
</tr>
</tbody>
</table>

Notes:

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
## Migrating Designs from AMD CPLD/FPGA Devices to Lattice FPGA Devices

### Application Note

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at [www.latticesemi.com/legal](http://www.latticesemi.com/legal). All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

### Table: Device Comparison

<table>
<thead>
<tr>
<th>Device Family/ Specification</th>
<th>iCE40</th>
<th>MachXO2/ MachXO3/ MachXO5-NX</th>
<th>ECP5</th>
<th>CrossLink/ CrossLink-NX</th>
<th>Certus-NX/ CertusPro-NX</th>
<th>Avant</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O Pins (Max)</td>
<td>39</td>
<td>306</td>
<td>365</td>
<td>192</td>
<td>305</td>
<td>500</td>
</tr>
<tr>
<td>I/O Voltage</td>
<td>1.2 V – 3.3 V</td>
<td>1.0 V – 3.3 V</td>
<td>1.2 V – 3.3 V</td>
<td>1.2 V – 3.3 V</td>
<td>1.0 V – 3.3 V</td>
<td>1.0 V – 3.3 V</td>
</tr>
<tr>
<td>Cryptographic engine</td>
<td>—</td>
<td>AES128/256, ECDSA, SHA, HMAC</td>
<td>AES128</td>
<td>AES128/256, ECDSA, HMAC</td>
<td>AES256, ECDSA</td>
<td>AES256-GCM, ECC521, RSA4096, PUF</td>
</tr>
<tr>
<td>Internal Oscillator</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>MIPI (D-PHY)</td>
<td>—</td>
<td>1.25G/Lane</td>
<td>—</td>
<td>2.5G/lane</td>
<td>—</td>
<td>1.8 Gbps/Lane</td>
</tr>
<tr>
<td>Non-Volatile¹</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Temperature Grade²</td>
<td>Commercial and Industrial</td>
<td>Commercial, Industrial and Automotive</td>
<td>Commercial, Industrial and Automotive</td>
<td>Commercial, Industrial and Automotive</td>
<td>Commercial and Industrial</td>
<td>Commercial and Industrial</td>
</tr>
</tbody>
</table>

### Notes:

1. Device integrates a non-volatile memory for single or multiple boots.
2. Junction temperature, Commercial operation is from 0 °C to +85 °C, Industrial operation is from −40 °C to +100 °C, and Automotive operation is from −40 °C to +125 °C.
4. HDL Code Compatibility

4.1. Introduction

The first step in a conversion is to identify and import the HDL code to the Lattice Radiant or Diamond software. These files are either VHDL or Verilog. The synthesis output netlist needs to be recompiled to target Lattice technology and cannot be imported directly.

When importing source files to the Lattice platform, you may get warning and error messages like shown below during the parse or synthesis phase. All the items listed represent compatibility issues that need to be resolved. There can be multiple reasons causing the issues and some of the common reasons are as follows:

- Library declaration that needs to be set within the Lattice tool. The library can define the HDL design parameters, and functions.
- Verilog Include file paths need to be properly set in the software.
- Using unrecognized AMD primitives such as IBUF, OBUF, and BUFHCE.
- Unrecognized IP module that was generated by the AMD tool such as the PLL and FIFO.

The followings are examples of the warning and error messages:

```
WARNING - <File path and name>/ (185,3-185,57) (VERI-1063) instantiating unknown module 'IBUF'
WARNING - <File path and name>/ (189,3-189,58) (VERI-1063) instantiating unknown module 'OBUF'
WARNING - <File path and name>/ (81,3-88,5) (VERI-1063) instantiating unknown module 'clk_core'
WARNING - <File path and name>/ (91,3-99,5) (VERI-1063) instantiating unknown module 'BUFHCE'
WARNING - <File path and name>/ (255,3-296,5) (VERI-1063) instantiating unknown module 'cmd_parse'
WARNING - <File path and name>/ (314,3-334,5) (VERI-1063) instantiating unknown module 'resp_gen'
WARNING - <File path and name>/ (339,3-349,5) (VERI-1063) instantiating unknown module 'char_fifo'
WARNING - <File path and name>/ (79,3-86,5) (VERI-1063) instantiating unknown module 'debouncer'
WARNING - <File path and name>/ (382,3-394,5) (VERI-1063) instantiating unknown module 'clkx_bus'
WARNING - <File path and name>/ (50,4-62,6) (VERI-1063) instantiating unknown module 'ODDR'
ERROR - <File path and name> (69): cannot open include file design_par.vh. VERI-1245
ERROR - Stopping Synthesis Tool flow due to error.
ERROR - <File path and name> (160): module ignored due to previous errors. VERI-1072
ERROR - Stopping Synthesis Tool flow due to error.
WARNING - <File path and name> (87): parameter declaration becomes local in BUS_SIZE_MIN with formal parameter declaration list. VERI-1199
WARNING - <File path and name> (88): parameter declaration becomes local in BUS_SIZE_MAX with formal parameter declaration list. VERI-1199
WARNING - IP Module ODDR not found in top. Skipping Constraint Propagation...
WARNING - IP Module char_fifo not found in top. Skipping Constraint Propagation...
WARNING - IP Module clk_core not found in top. Skipping Constraint Propagation...
ERROR - Can't open file design_par.vh
```

The warning and error messages provide a good starting point to the conversion process. The next sections provide solutions to overcome these conversion problems.

In general, you have to perform the following tasks for the conversion process:

- Comment out any AMD-specific library and add the Lattice library, if required.
- Replace the AMD-specific primitives, such as I/O buffers and global clock buffers, with the Lattice primitives or behavioral HDL code and preferences.
• Replace the AMD core modules, such as MMCM, PLL, memory, and multipliers with the Lattice modules.
• Replace the AMD timing and device constraints (.ucf or .xdc) file with a Lattice source constraints or preferences file (.sdc or ld). Refer to the Tools Constraint Compatibility section for more details.
• Optimize the HDL-inferred modules such as the shift registers, counters, and multipliers.

4.2. Library Declaration and Include Files

4.2.1. VHDL
In VHDL, you may have a library declaration in the header of each VHDL code. The first section is a standard IEEE VHDL library declaration whereas the second section is about a user library that is used. These could reference package file, design parameters or other initialization data. An example of a VHDL code is shown below:

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_SIGNED.all;

library userlib;
use userlib.userPackage.all;
```

When compiling the design, you need to make sure the compiled code is in the user library so that it can be referenced properly by the source code. Note that the default library in the software tools is `work`. You can change the source code to use `work` library or change the software setting to point to the user library.

To set the library in the Lattice Diamond or Radiant software, you can right click on the source file and select Properties from the selection menu. A window where you can set the VHDL library name will open as shown in Figure 4.1. Do this for all the VHDL files that reference the user library.

![Figure 4.1. Lattice Radiant Software VHDL Library Name](image-url)
4.2.2. Verilog

For Verilog designs you may have an include file that is called by the design source code. In order for the design to compile properly, you need to set a search path for that include file. The parameter file needs to be tied with the project. See the following code for more details:

```vhdl
// user_param file include design parameters and functions
#include "user_param.vh"
```

In the Radiant software platform, you can by right click on the active implementation and select Properties from the selection menu to access the include search path. Multiple search paths can be set. See Figure 4.2 for more details.

![Include Search Path](image)

**Figure 4.2. Lattice Radiant Software Verilog Include Search Path**

4.3. Unrecognized Primitive Modules

During the parse or synthesis phase, you may see a warning message of an unknown module like shown below. This message is usually related to a module that is instantiated in the design but no lower-level HDL source file is found for it.

```vhdl
WARNING - <File path and name>/ (185,3-185,57) (VERI-1063) instantiating unknown module 'IBUF'
WARNING - <File path and name>/ (189,3-189,58) (VERI-1063) instantiating unknown module 'OBUF'
WARNING - <File path and name>/ (91,3-99,5) (VERI-1063) instantiating unknown module 'BUFHCE'
```

One of the following options should apply:

- If you missed to import the file to the project, look for the files in the source code that could describe the behavior of the missing module.
- If an AMD architecture primitive is used in the source code, look for an equivalent Lattice architecture module. Some of the replacement code could be as simple as a signal assignment. For example, buffer instantiation is not required for Lattice designs. They are inferred during synthesis and map phase automatically. Refer to the I/O Buffer Primitives section for more information.
- If the module is generated by the AMD IP Catalog tool, an equivalent module needs to be generated in the Lattice environment using the IP Catalog in the Radiant software or the IPexpress in the Diamond software.
4.4. Unrecognized IP Modules

When there are unrecognized IP modules, it means that the module is generated by the AMD IP Catalog tool. An equivalent module needs to be generated in the Lattice software environment.

WARNING - <File path and name>/81,3-88,5 (VERI-1063) instantiating unknown module 'clk_core'
WARNING - <File path and name>/255,3-296,5 (VERI-1063) instantiating unknown module 'cmd_parse'

In the AMD environment, you can look at the details of the module to determine if it is a primitive or a generated core. In the example below, \textit{Clk\_core} is an AMD generated IP for a PLL or DCM. It is identified with an orange rectangle in the Vivado tool and will have an .xci file extension. In this case, an equivalent module in the Lattice environment needs to be configured.

Once the module is generated, proceed to the code replacement in the HDL source. It is important to keep the same module name to minimize changes in the HDL code. In this case, see the Verilog source code below as an example:

```vhdl
// AMD HDL code
//clk_core clk_core_i0 (  
  //.clk_in1_p          (clk_pin_p),  
  //.clk_in1_n          (clk_pin_n),  
  //.clk_rx             (clk_rx),  
  //.clk_tx             (clk_tx),  
  //.reset              (rst_i),  
  //.locked             (clock_locked)  
//);
// LSCC conversion
clk_core clk_core_i0 (  
  .clki_i           (clk_pin_p),  
  .clkop_o          (clk_rx ),  
  .clkos_o          (clk_tx ),  
  .rstn_i           (rst_i),  
  .lock_o           (clock_locked)  
);  
```

Make sure to pay attention to the upper case and lower case in the naming of the module to convert. Especially for mixed language design. VHDL is not case sensitive whereas Verilog is case sensitive. See the example below for a FIFO module generated from the AMD tool and a Lattice equivalent instantiation in Verilog. When configured properly, you will have the same ports, but naming will differ. See Table 4.1 for more details. The same approach is valid for other modules.

```vhdl
// AMD HDL Code
char_fifo char_fifo_i0 (  
  .din            (char_fifo_din), // Bus [7 : 0]  
  .rd_clk         (clk_rx),  
  .rd_en          (char_fifo_rd_en),  
  .rst            (rst_i),  
  .wr_clk         (clk_rx),  
  .wr_en          (char_fifo_wr_en),  
  .dout           (char_fifo_dout), // Bus [7 : 0]  
  .empty          (char_fifo_empty),  
  .full           (char_fifo_full)  
);  
```
//LSCC Conversion

char_fifo char_fifo_i0 (  
   .wr_data_i (char_fifo_din), // Bus [7 : 0]  
   .rd_clk_i  (clk_tx),  
   .rd_en_i   (char_fifo_rd_en),  
   .rst_i     (rst_i),  
   .rp_rst_i  (),  
   .wr_clk_i  (clk_rx),  
   .wr_en_i   (char_fifo_wr_en),  
   .rd_data_o (char_fifo_dout), // Bus [7 : 0]  
   .empty_o   (char_fifo_empty),  
   .full_o    (char_fifo_full) );

Table 4.1. FIFO_DC Port Comparison Between Lattice and AMD Generated Modules.

<table>
<thead>
<tr>
<th>AMD Module</th>
<th>Lattice Module</th>
</tr>
</thead>
<tbody>
<tr>
<td>.din</td>
<td>.wr_data_i</td>
</tr>
<tr>
<td>.rd_clk</td>
<td>.rd_clk_i</td>
</tr>
<tr>
<td>.rd_en</td>
<td>.rd_en_i</td>
</tr>
<tr>
<td>.rst</td>
<td>.rst_i</td>
</tr>
<tr>
<td>—</td>
<td>.rp_rst_i*</td>
</tr>
<tr>
<td>.wr_clk</td>
<td>.wr_clk_i</td>
</tr>
<tr>
<td>.wr_en</td>
<td>.wr_en_i</td>
</tr>
<tr>
<td>.dout</td>
<td>.rd_data_o</td>
</tr>
<tr>
<td>.empty</td>
<td>.empty_o</td>
</tr>
<tr>
<td>.full</td>
<td>.full_o</td>
</tr>
</tbody>
</table>

*Note: .rp_rst_i is the FIFO pointer reset. AMD module does not have this port. You can keep it open or tie it to the module reset signal.

4.5. Unrecognized Architecture Primitive

The example below is a BUFHCE module port map. There is no lower-level module or IP generated module that correspond to BUFHCE in the AMD project environment. This is a primitive that is part of the AMD architecture and does not need to be described. It will be recognized automatically by the synthesis tool as it is part of the AMD target device library.

In this case, find an equivalent component in the Lattice architecture that does the same function. In majority of cases, there are equivalent architecture elements that could be used. In the absence of that, find a way to emulate that function with a custom design.

In the example below, the equivalent primitive to BUFHCE is DCC:

```vhdl
// AMD HDL code
BUFHCE (.O        (clk_samp), // 1-bit The output of the BUFH  
         .CE       (en_clk_samp), // 1-bit Enables propagation of signal from I to O  
         .I        (clk_tx)       // 1-bit The input to the BUFH  
);  

//LSCC Conversion
DCC DCSInst0 (  
   .CLKI (clk_tx),  
   .CE  (en_clk_samp),  
   .CLKO (clk_samp)  
);  
```
4.6. I/O Buffer Primitives

Some of the older generation AMD devices require the use of buffer instantiation for differential signals and special buffer such as clock and GSR. Lattice software does not require this extra step, the buffer is automatically inferred during the synthesis phase based on the signal used in the design. For example, the differential buffer can be treated as single ended in the HDL code, the software automatically infers the differential buffer when the signal is defined as differential signal in the constraint editor. Table 4.2 lists the commonly used buffers in the AMD FPGA devices.

Table 4.2. Commonly Used Buffers

<table>
<thead>
<tr>
<th>AMD Primitive</th>
<th>Description</th>
<th>Lattice equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>IBUF</td>
<td>Input Buffer</td>
<td>All these buffer types can be replaced with Signal or wire declaration in the HDL code with pin or signal attribute in the software constraint editor.</td>
</tr>
<tr>
<td>OBUF</td>
<td>Output Buffer</td>
<td></td>
</tr>
<tr>
<td>BUFG_FABRIC</td>
<td>Global Clock Buffer driven by fabric interconnect</td>
<td></td>
</tr>
<tr>
<td>IBUFDS</td>
<td>Differential Input Buffer</td>
<td></td>
</tr>
</tbody>
</table>

4.6.1. Design Conversion Recommendations

Refer to the following list of recommendations for design conversion:

- Remove primitive from the HDL code.
- Replace the primitive with a signal declaration in the entity/module or in the signal declaration section.
- If the primitive is an I/O with special type such as differential and clock, use the lattice constraint editor to insert the required attribute.

Refer to the following codes for a conversion example:

- Verilog Example:

```verilog
// AMD HDL code
IBUF IBUF_rst_i0 .I (rst_pin), .O (rst_i));
OBUF OBUF_txd .I(txd_o), .O(txd_pin));

//LSCC Conversion
assign rst_i = rst_pin;
assign txd_pin = txd_o       ;
```

The following HDL code does not instantiate any input or output buffer nor clock buffer.

At the synthesis level, buffers are added to the design with differentiation between clock buffer and I/O buffer. Refer to the example below for the output of the Synplify Pro Synthesis tool.
- VHDL Example:

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity XORGate is
  Port ( clk, rst : in STD_LOGIC;
         A, B : in STD_LOGIC;
         C : out STD_LOGIC);
end XORGate;

architecture Behavioral of XORGate is
begin
  process (clk, rst)
  begin
    if rst='1' then c <='0';
    elsif clk'event and clk='1' then C <= A Xor B;
    end if;
  end process;
end Behavioral;
```

Figure 4.4. RTL View of Input, Output and Clock Buffers Automatically Inferred by Lattice Software

By using the software constraint editor, you can add any I/O type specific attribute. For example, as shown in Figure 4.5, input A is selected as an LVDS type.
Map report shows that pin A has been locked to pin H11 with buffer type LVDS.

At the Map level, there is a DRC check to validate the pin location selection and its compatibility with the I/O bank as well as any other constraints with the I/O Bank. Refer to Figure 4.6 for more information.

**Figure 4.6. I/O Attributes in Map Report**

During the place and route (PAR) stage, the input buffer will be replaced with a differential buffer. Signal A is assumed to be the positive pair of the differential signal (A+). Locking A+ will automatically reserve the A– to be used by the internal buffer. PAR report shows the pin allocation with the buffer type.

Notice that A+ is located at pin H11 and pin H10 is reserved for the A– complement version of the same signal. Similarly, you can see the clk signal is placed on a dedicated clock I/O. PCLKT0_0 is a dual function pin that can be used as a clock or regular I/O. The T in the clock name refers to the True version of the pin. C is the reference complement version of the clock if it is a differential signal (PCLKC0_0 will reference the complementary pin when the clock is used in the differential mode). Refer to Figure 4.7 for more information.
4.7. HDL Attributes

4.7.1. Introduction

Both AMD and Lattice devices have attributes that can be used to guide the implementation of a design. The syntax of these attributes may differ between the two devices. This section covers the common attributes and provide AMD equivalent syntax that you can use for Lattice implementation. The attributes are segmented into the following categories:

- Synthesis specific attributes (Syn_)
- FPGA architecture attributes
- Physical placement attributes

In general, the HDL attributes are constraints that are attached as text to design objects which are interpreted by the software. A design object can be a specific port, component pin, net, instance, instantiation, or even an entire design. An attribute provides information about the object. For example, an attribute might specify where a component in the logical design must be placed in the physical device, or it might specify a frequency constraint for a net that timing-driven place and route will attempt to meet.

HDL attributes are typically declared using comment notation in the Verilog HDL or Attribute keyword in the VHDL. For more information, refer to the following documents:

- FPGA Libraries Reference Guide
- HDL Coding Guidelines
- Design Planning in Diamond

4.7.2. Common Synthesis Attributes Conversion Table

Lattice device has two synthesis options which are LSE (Lattice Synthesis Engine) and Synplify Pro. Most source code HDL attributes are compatible these two options. When using Synplify Pro, the AMD HDL attributes stay unchanged unless there are architecture specific attributes.

Refer to the respective documentation for details about all the attributes. Table 4.3 lists the commonly used attributes as examples.

<table>
<thead>
<tr>
<th>AMD Attribute</th>
<th>Lattice Attribute</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>use_dsp</td>
<td>syn_multstyle</td>
<td>Specifies whether the multipliers are implemented as dedicated hardware blocks or as logic.</td>
</tr>
<tr>
<td>fsm_extract</td>
<td>syn_state_machine</td>
<td>Enables/disables the state-machine optimization.</td>
</tr>
<tr>
<td>fsm_encoding</td>
<td>syn_encoding</td>
<td>Specifies the encoding style for a finite state machine (FSM), overriding the default synthesis encoding.</td>
</tr>
</tbody>
</table>
### 4.7.3. Common Architecture Attributes Conversion Table

The architecture physical attribute can be entered in the HDL file to guide the design implementation. The architecture attributes can be related to the pin placement, I/O voltage, and programmable features, such as slow rate and drive, or physical placement in the device (floor planning).

**Table 4.4** describes the HDL attributes that are commonly used as constraints in the HDL source files. These attributes generally apply to all Lattice designs and are not specific to any device family.

AMD attributes have different syntax but offer the same capabilities. When converting an AMD design, these attributes need to be replaced.

#### Table 4.4. Commonly Used Architecture Attributes

<table>
<thead>
<tr>
<th>AMD Attribute</th>
<th>Lattice Attribute</th>
<th>Descriptions</th>
<th>Supporting Lattice Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOC LOC</td>
<td>DRIVE DBU</td>
<td>This attribute is available for output standards that support programmable drive strength.</td>
<td>All</td>
</tr>
<tr>
<td>IOSTANDARD IO_TYPE</td>
<td>DRIVE DBU</td>
<td>Sets the I/O standard for an I/O (input, output, and bidirectional buffers such as IB, OB, and BB).</td>
<td>All</td>
</tr>
<tr>
<td>DIFF_TERM DIFFRESISTOR</td>
<td>DRIVE DBU</td>
<td>This attribute is attached to the input and output buffers such as the IB and OB. It is used to provide differential termination.</td>
<td>LIFCL, LFD2NX, and UT24C</td>
</tr>
<tr>
<td>PULLTYPE PULLMODE</td>
<td>PULLMODE DBU</td>
<td>The following PULLMODE values are available:</td>
<td></td>
</tr>
<tr>
<td>SLEW SLEWRATE</td>
<td>SLEWRATE DBU</td>
<td>Controls each I/O pin that has an individual slew rate control.</td>
<td>LIFCL, LFD2NX, and UT24C</td>
</tr>
</tbody>
</table>

Refer to the Reference Guides > Constraints Reference Guide > HDL Attributes in the Lattice Radiant or Diamond software Help menu for more details.

Refer to the following AMD attributes for a conversion example:

- **Verilog Example:**
  ```verilog
  (* LOC = "SLICE_X0Y0" *) reg placed_reg;
  (* DRIVE = "2" *) output STATUS,
  (* IOSTANDARD = "LVCMOS12" *) output STATUS,
  ```

- **VHDL Example:**
  ```vhdl
  attribute LOC : string;
  attribute LOC of placed_reg : label is "SLICE_X0Y0";

  attribute DRIVE : integer;
  attribute DRIVE of STATUS : signal is 2;

  attribute IOSTANDARD : string;
  attribute IOSTANDARD of STATUS: signal is "LVCMOS12";
  ```
Conversion to Lattice attributes:

- **Verilog Example:**
  ```verilog
  reg placed_reg /* synthesis loc="R40C47" */;
  PinType STATUS /* synthesis IO_TYPE="[type_name]" DRIVE="[drive_strength]"
  PULLMODE="[mode]" SLEWRATE="[value]"*/;
  ```

- **VHDL Example:**
  ```vhdl
  ATTRIBUTE LOC : string;
  ATTRIBUTE LOC OF placed_reg: SIGNAL IS "R5C5D";
  ```

### 4.7.4. Physical Placement Attributes

Physical placement constraints are used to control the design part placement on a fabric. Both Lattice and AMD software platforms support placement features. The followings are multiple ways available to enter these constraints:

- **HDL code through attributes (Lattice and AMD devices have different HDL syntax)**
- **Constraint files:**
  - AMD software: `.ucf` or `.xdc` file
  - Lattice software: `.ldc` or `.pdc` file
- **GUI interface part of the software suite:**
  - AMD software: PlanAhead™ or Floorplanning view
  - Lattice software: Floorplan or Physical Designer

*Table 4.5* summarizes the placement attributes that are used in the Lattice software for both Radiant and Diamond software platforms. Note that Radiant and Diamond software have different attribute syntax.

**Table 4.5. Lattice Radiant and Diamond Software Placement Attributes**

<table>
<thead>
<tr>
<th>Lattice Software</th>
<th>Attribute</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Radiant Software</strong></td>
<td>BBOX</td>
<td>Indicates the bounding box or the area given in number of rows and columns for a given GRP. This attribute must appear on the same block as the GRP attribute.</td>
</tr>
<tr>
<td></td>
<td>GRP</td>
<td>Universal grouping construct. Use this attribute to group blocks within different hierarchies or with no hierarchy.</td>
</tr>
<tr>
<td></td>
<td>RBOX</td>
<td>Indicates the area size of a region. This attribute must appear on the same block as the REGION attribute.</td>
</tr>
<tr>
<td></td>
<td>REGION</td>
<td>Indicates the region to which a given GRP belongs to. This attribute must appear on a block that has a GRP attribute.</td>
</tr>
<tr>
<td></td>
<td>RLOC/GLOC</td>
<td>RLOC/GLOC (Region Lock/Group Lock) can only be used with REGION or GRP attributes.</td>
</tr>
<tr>
<td><strong>Diamond Software</strong></td>
<td>BBOX</td>
<td>Indicates the bounding box or the area given in number of rows and columns for a given UGROUP.</td>
</tr>
<tr>
<td></td>
<td>HGROUP</td>
<td>Hierarchical grouping construct. Use this attribute to group components that are to be instantiated multiple times.</td>
</tr>
<tr>
<td></td>
<td>HULOC</td>
<td>Indicates the physical location of the northwest corner of an HGROUP or UGROUP assignment.</td>
</tr>
<tr>
<td></td>
<td>HURLOC</td>
<td>Indicates the northwest corner of a region for a given HGROUP or UGROUP definition. This attribute must appear on the same block as the REGION attribute.</td>
</tr>
<tr>
<td></td>
<td>RBOX</td>
<td>RBOX indicates the area size of a region. This attribute must appear on the same block as the REGION attribute.</td>
</tr>
<tr>
<td></td>
<td>REGION</td>
<td>REGION indicates the region to which a given HGROUP or UGROUP belongs to. This attribute must appear on a block that has a HGROUP or UGROUP attribute.</td>
</tr>
<tr>
<td></td>
<td>UGROUP</td>
<td>Universal grouping construct. Use the UGROUP attribute to group blocks within different hierarchies or with no hierarchy. UGROUP differs from HGROUP attribute in that its identifier is not changed by pre-appending the hierarchy and the block instance.</td>
</tr>
</tbody>
</table>
Refer to the following codes for the Radiant software HDL examples:

- **VHDL example:**
  ```vhdl
class attribute REGION: string;
class attribute REGION of <object>: label is "<REGION_name>";
class attribute RLOC: string;
class attribute RLOC of <object>: label is "<site>";
class attribute RBBOX: string;
class attribute RBBOX of <object>: label is "<height>,<width>";
class attribute GRP: string;
class attribute GRP of <object>: label is "<reg_GRP>";
class attribute GLOC: string;
class attribute GLOC of <object>: label is "<site>";
class attribute BBOX: string;
class attribute BBOX of <object>: label is "<height>,<width>";
  ```

- **Verilog example:**
  ```verilog
module serial_reg_custom(D, CLK, CE, RST, Q) /* synthesis REGION="reg_REGION"
RLOC= "R5C19D"
RBBOX= "20,15"
GRP= "reg_GRP"
GLOC= "R10C20D"
BBOX= "5,5"*/;
serial_reg_custom inst1A(.D(A), .CLK(CLK), .CE(CE), .RST(RST), .Q(adder1_in1));
serial_reg_custom inst1B(.D(B), .CLK(CLK), .CE(CE), .RST(RST), .Q(adder1_in2));
serial_reg_custom inst1C(.D(adder1_sum), .CLK(CLK), .CE(CE), .RST(RST), .Q(SUM));

count count_inst(A,CLK,RST) /* synthesis REGION="reg_REGION" */;
  ```

Refer to the following codes for the Diamond software HDL examples:

- **VHDL Syntax:**
  ```vhdl
attribute HGROUP: string;
attribute BBOX: string;
  ```

- **VHDL Example Code:**
  ```vhdl
attribute HGROUP of struct: architecture is "reg_group";
attribute BBOX of struct: architecture is "5,5";
  ```

- **Verilog Syntax – Synplify**
  ```verilog
/* synthesis HGROUP= "<hgroup_name>"
BBOX= "<h,w>" */;
  ```

- **Verilog Example Code – Synplify**
  ```verilog
/* synthesis HGROUP= "reg_group"
BBOX= "5,5" */;
  ```
4.7.5. Attributes Conversion Examples

This section provides the conversion examples for the RAM_STYLE, BLACK_BOX, and FSM_ENCODING attributes:

- **RAM_STYLE attribute:**
  - AMD VHDL example:
    ```vhdl
    attribute ram_style : string;
    attribute ram_style of myram : signal is "distributed";
    ```
  - Conversion to Lattice attribute:
    ```vhdl
    attribute syn_ramstyle: string;
    attribute syn_ramstyle of myram : signal is "distributed";
    ```

- **BLACK_BOX attribute:**
  - AMD VHDL example:
    ```vhdl
    attribute black_box  : string;
    attribute black_box  of beh : architecture is "yes";
    ```
  - Conversion to Lattice attribute:
    ```vhdl
    attribute syn_black_box: string;
    attribute syn_black_box of beh : architecture is true;
    ```

- **FSM_ENCODING attribute:**
  - AMD VHDL example:
    ```vhdl
    type count_state is (zero, one, two, three, four, five, six, seven);
    signal my_state : count_state;
    attribute fsm_encoding : string;
    attribute fsm_encoding of my_state : signal is "sequential";
    ```
  - AMD Verilog example:
    ```verilog
    (* fsm_encoding = "one_hot" *) reg [7:0] my_state;
    ```
  - Conversion to Lattice VHDL attribute:
    ```vhdl
    attribute syn_encoding : string;
    attribute syn_encoding of my_state : signal is "sequential";
    ```
• Conversion to Lattice Verilog attribute:

```verilog
reg [7:0] my_state /* synthesis syn_encoding = "onehot" */;
reg [7:0] my_state /* synthesis syn_encoding = "Safe, onehot" */;
```

* Lattice Attribute options: Sequential, onehot, Gray, Safe (combined with any other type)

A comprehensive guide to library element HDL attributes is available in the FPGA Libraries Reference Guide. You can access this guide by navigating to Reference Guides > FPGA Libraries Reference Guide from the Lattice Radiant software Help menu. You can also find more information in the Reference Guides > Constraints Reference Guide > Lattice Synthesis Engine Constraints > Lattice Synthesis Engine-Supported HDL Attributes from the Lattice Radiant software Help menu. It is not recommended to edit these library element attributes, as they are usually generated from an array of choices that are made for module generation using the IP Catalog.
5. Software Tools Comparison

5.1. Introduction

The Lattice design flow for FPGA and CPLD devices is similar in conception and implementation to the AMD design flow. Both software support hardware description language (VHDL and/or Verilog) as input, that can be targeted to a specific FPGA device family. Table 5.1 lists the different tools available for the AMD devices and their equivalent Lattice tools.

<table>
<thead>
<tr>
<th>Table 5.1. Software Tools Comparison Between Lattice and AMD Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>AMD Software Tool</strong></td>
</tr>
<tr>
<td>Vivado Design Suite: HL Design Edition for the following AMD devices:</td>
</tr>
<tr>
<td>• UltraScale</td>
</tr>
<tr>
<td>• UltraScale+</td>
</tr>
<tr>
<td>• 7-Series</td>
</tr>
<tr>
<td>ISE* Design Suite for the following AMD devices:</td>
</tr>
<tr>
<td>• Spartan-6</td>
</tr>
<tr>
<td>• Virtex-6</td>
</tr>
<tr>
<td>• CoolRunner*</td>
</tr>
<tr>
<td>• Previous generations</td>
</tr>
<tr>
<td>Vitis™</td>
</tr>
</tbody>
</table>

*Note: AMD ISE Design Suite software has been discontinued and is replaced by the Vivado Design Suite software. The latest version of AMD ISE Design Suite software was released in October 2013.

Table 5.2 provides the descriptions of each Lattice software tool.

<table>
<thead>
<tr>
<th>Table 5.2. Lattice Software Tools Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Lattice Software Tool</strong></td>
</tr>
<tr>
<td>Lattice Radiant</td>
</tr>
<tr>
<td>Lattice Diamond</td>
</tr>
<tr>
<td>Lattice Propel</td>
</tr>
</tbody>
</table>

*Table 5.3 provides the summary of Lattice device families supported by each Lattice software tool.*
5.2. Design Flow Using GUI

This chapter covers the following information:

- The differences in terminology and process between the AMD and Lattice tools.
- Methods using similar tools when converting designs from one platform to another.

5.2.1. Introduction

Both AMD and Lattice hardware development platform integrate multiple GUI tools that allow you to go through the FPGA design process and generate device bitstream to download in the FPGA.

Most of the capabilities of the Vivado tools have their equivalent within the Diamond or Radiant tool. However, the terminology used by each vendor and how to access these tools differs.

There are different views within the AMD Vivado tool to access design or reporting tools based on the phases of your design (IO Planning, Floor planning, and Timing analysis).

All the same tools are accessible through the main interface without changing the view and are classified under the menu “Tools” or through shortcuts in the Lattice Radiant or Diamond tools bar. An example of the Radiant software main interface is shown in Figure 5.1. Notice that all the software tools are accessible from the tool’s menu or top shortcut bar. Multiple tabs are available on each view to customize the interface.

<table>
<thead>
<tr>
<th>Device Family</th>
<th>Radiant Software</th>
<th>Diamond Software</th>
<th>Propel Software</th>
<th>Programmer</th>
</tr>
</thead>
<tbody>
<tr>
<td>LatticeXP2</td>
<td>×</td>
<td>✓</td>
<td>×</td>
<td>✓</td>
</tr>
<tr>
<td>Avant</td>
<td>✓</td>
<td>×</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

Table 5.4 lists most of the available AMD software tools and their equivalent Lattice software tools focusing on the Radiant software. Lattice Diamond software has similar tools and naming. For further details on how to use these features refer to the Lattice Radiant Software Design Flow Overview for Xilinx Vivado Users User Guide (FPGA-UG-02165) and Lattice Diamond Design Flow Overview for Xilinx Vivado Users User Guide (FPGA-UG-02169).
Table 5.4. Software Tool Comparison Between Lattice and AMD Software

<table>
<thead>
<tr>
<th>AMD Vivado Design Suite Software</th>
<th>Lattice Radiant Software</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vivado main interface</td>
<td>Radiant main interface</td>
<td>The main tool interface which can be started from the Windows or Linux operating systems. TCL console is also available.</td>
</tr>
<tr>
<td>Project Manager &gt; Setting</td>
<td>Strategies</td>
<td>Project setting, and optimization or implementation settings.</td>
</tr>
<tr>
<td>Project Manager &gt; IP Catalog</td>
<td>IP Catalog</td>
<td>GUI tool that allows you to customize the architecture primitive or IP.</td>
</tr>
<tr>
<td>Project Manager &gt; Language template</td>
<td>Source Template</td>
<td>Provides an example source code for a VHDL or Verilog construct.</td>
</tr>
<tr>
<td>Simulation &gt; run simulation</td>
<td>ModelSim™ Simulation Wizard</td>
<td>The simulation wizard that allows you to set and run simulation environment.</td>
</tr>
<tr>
<td>RTL Analysis (Schematic)</td>
<td>Netlist Analyzer with LSE HDL Analyst with Synplify Pro</td>
<td>Design RTL schematic view</td>
</tr>
<tr>
<td>Vivado Design Suite Synthesis</td>
<td>Lattice Synthesis Engine (LSE) Synplify Pro</td>
<td>The two options of Synthesis tools are available with Lattice free version.</td>
</tr>
<tr>
<td>Vivado Implementation</td>
<td>Map Design Place &amp; Route Design</td>
<td>Design Map, and Place and Route tools.</td>
</tr>
<tr>
<td>I/O Planning</td>
<td>Device Constraint Editor Physical Designer</td>
<td>Tools to help select and lock different pins of your design in package view. Physical design shows the floorplan view.</td>
</tr>
<tr>
<td>Implementation &gt; Constraint Wizard</td>
<td>Timing Constraint Editor</td>
<td>An interface that helps you set all the timing constraint of your design.</td>
</tr>
<tr>
<td>Timing Analysis</td>
<td>Timing Analyzer</td>
<td>A GUI tool to analyze timing with cross probing capability.</td>
</tr>
<tr>
<td>Design Runs</td>
<td>Run Manager</td>
<td>Run Manager helps you to manage running multiple project implementations and to compare the results.</td>
</tr>
<tr>
<td>Vivado logic analyzer (Hardware Manager)</td>
<td>Reveal Inserter Reveal Analyzer/Viewer</td>
<td>On-chip-logic analyzer.</td>
</tr>
<tr>
<td>Vivado Programmer (Hardware Manager)</td>
<td>Programmer</td>
<td>Hardware programming tool</td>
</tr>
<tr>
<td>AMD Reporting</td>
<td>Reports</td>
<td>Report viewer tab summarizes all your design reporting: Synthesis, Map, PAR, Timing, and Bitgeneration.</td>
</tr>
<tr>
<td>Vitis Core Development Kit</td>
<td>Lattice Propel Builder</td>
<td>Note that Lattice uses RISC-V as the embedded processor.</td>
</tr>
<tr>
<td>AMD Software Development Kit (XSDK)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

When going through the implementation process, multiple files are generated for each phase. The extension of these files differ between AMD and Lattice software. Table 5.5 shows a summary of commonly used files and their file extensions that can be used for debug purposes.

Table 5.5. Extension File Comparison Between Lattice and AMD Software

<table>
<thead>
<tr>
<th>File Type</th>
<th>AMD Vivado Design Suite Software</th>
<th>Lattice Radiant or Diamond Software</th>
<th>Descriptions</th>
</tr>
</thead>
</table>
| Project file | .xpr                             | .rdf, .ldf                          | • Radiant software project file is .rdf.  
• Diamond software project file is .ldf. |
| Design constraint file | .xdc                           | .ldc, .pdc, .lif, .sdc               | • Radiant software Pre-synthesis constraints file is *.ldc.  
• Radiant software Post synthesis constraint file is *.pdc.  
• Diamond software post synthesis constraints file is *.lif.  
• Pre-synthesis design and timing constraints based on SDC format file is *.sdc. |
### 5.2.2. FPGA Design Flow

When creating designs for FPGA devices, Lattice and AMD software tools have similarities in terms of concepts, approach, and functionality. Lattice Radiant and Diamond software framework technology uses the typical FPGA design flow that adheres to a sequence of steps, which initially requires setting up the design environment and ends with the generation of programming files that are used to program the hardware.

The AMD Vivado tools design process is segmented as follows:

- **Project Manager**: To set all project parameters.
- **RTL Analysis**: To view design architecture and hierarchy.
- **Synthesis**: To run synthesis and view results.
- **Implementation**: To set design implementation and constraints settings.
- **Program and debug**: Device programming related tools.

The Lattice design process, shown in Figure 5.2, includes the following:

- **Project Setting**: Device, Strategy, one or multiple implementations.
- **Synthesis Design**: Synthesis using LSE or Synplify Pro.
- **Map Design**: The process of mapping the design to the target device.
- **Place & Route Design**: The placement and routing on the target device.
- **Export Files**: To generate programming files, IBIS Model or other simulation files.

For more information on the design flow, refer to the Lattice Synthesis Engine for Diamond User Guide and see Figure 5.3 for more details on the Lattice design process.

---

**Figure 5.2. Lattice Radiant software Design Process**

<table>
<thead>
<tr>
<th>File Type</th>
<th>AMD Vivado Design Suite Software</th>
<th>Lattice Radiant or Diamond Software</th>
<th>Descriptions</th>
</tr>
</thead>
</table>
5.3. Design Flow Using TCL

Similar to AMD Vivado Design Suite software, Lattice Diamond software also supports TCL (Tool Command Language) scripting feature that enables a batch capability for running tools in the Diamond software graphical interface. TCL commands can be used through the command line/terminal or the Lattice Radiant or Diamond stand-alone TCL console that is included in the software package.

For further details on this subject refer to the following Lattice documentation:

- Lattice Radiant Software 3.2 User Guide
- Lattice Diamond 3.12 User Guide
6. Tools Constraint Compatibility

6.1. Introduction

The following types of constraint files are used in the Radiant software:
- *.ldc (via LSE)
- *.sdc (via Synplify Pro and LSE)
- *.fdc (via Synplify Pro)
- *.pdc constraint files

Figure 6.1 details the entry mechanism for the input files and their data flow through the Lattice Radiant software constraints flow process. Note that the Radiant software also generates a post-synthesis timing report just for LSE.

![Figure 6.1. Lattice Radiant Software Constraints Flow Process](image)

The important process to note is that the Unified Database (.udb) used to store the processed data dictates that certain stages of the constraints need not be re-run in the tool saving processing time. For example, physical constraints on RTL entered as attributes in the HDL, or pre-synthesis constraints entered using the Pre-Synthesis Timing Constraint Editor/Synplify Pro SCOPE (or text editor) including .ldc/.fdc (.sdc converted to .fdc) timing constraints would initially run through synthesis and the data stored is in the .udb file.

Subsequent timing and physical constraints entered using tools such as the Post-Synthesis Timing Constraint Editor, Placement Mode or Device Constraint Editor and stored in the .pdc file are processed via the mapping run without the need to re-synthesize the design since the pre-synthesis data resides in the .udb database. As the constraints flow proceeds with each process like the synthesis, Map, and PAR process, the .udb successively stores a physical netlist, routing, and timing constraint. The storage of accumulating data throughout the constraints flow in the .udb and reduction in the re-running processes is one reason for the improved speed and efficiency for the Lattice Radiant software.

In terms of the necessity of pre-synthesis versus post-synthesis timing constraints, usage depends on the complexity and desired performance of the design results. A simple design requiring few timing constraints with a relaxed fMAX may require only pre-synthesis timing constraints and runs through the flow from synthesis to place and route phase. A complex design requiring a higher fMAX performance may have initial pre-synthesis timing constraints entered for synthesis. Later in the flow, you may want to override or fine tune these timing constraints in addition to adding physical constraints to reach the desired performance by driving the place and route process.

For example, you might want to specify a higher fMAX to reduce logic levels in the initial stage but lower the fMAX constraint later in the post-synthesis flow so that the place and route process is not strained when routing the design.

The Radiant software LSE enables you to set pre-synthesis Synopsys® Design (formatted) Constraints, which are directly interpreted by the synthesis engine.
When you use the LSE, these .sdc constraints are saved to a Lattice Design Constraints file (.ldc). You can create several .ldc files and select one of them to serve as the active synthesis constraint file for an implementation.

Refer to the Lattice Radiant Timing Constraints Methodology (FPGA-AN-02059) for further details on the use of the constraints and the Lattice Radiant Software 3.2 User Guide for further details on the Radiant software.

Figure 6.2 shows a detailed comprehensive representation of all the files involved on the logical domain and physical domain.

Notes:
- Regarding the physical/timing constraints, constraints entered via any GUI tool such as the Device Constraint Editor or Timing constraint editor will take precedence over the constraints that are entered via an HDL attribute in the RTL or .ldc TCL sdc command.
- Constraints entered later in the design flow such as the Post-Synthesis Timing Constraint editor (.pdc) will override a constraint entered in the Pre-Synthesis Constraint (.ldc or .sdc) editor tool.
- If there are conflicts in the constraint file such as a ldc_set_location TCL command conflicting with a ldc_prohibit on the same location, then the Radiant software will issue an error message in the design flow.

To complete the design conversion process, it is important to replace the AMD timing and device constraints (.ucf .sdc or .xdc) file with a Lattice Semiconductor source constraints or preferences file (.prf, .pdc or .sdc). See Table 6.1 for the equivalent Lattice Semiconductor preferences.

6.2. Converting SDC File

A synopsis design constraint standard format defined in the ASCII text file (with the extension .sdc) that contains design timing constraints. This usually does not require any changes as both AMD and Lattice software support SDC file format.

6.3. Converting UCF File

UCF files are used to interact with the ISE™ Design Suite software which is an old AMD implementation tool. UCF files are unique to AMD software and they provide a format for feeding physical and timing constraints into the AMD ISE tools. The conversion of this type of file can be difficult as you may have constraints that do not have direct equivalents. The same problem arises with the conversion of UCF to XDC (when you move from the old generation AMD tool ISE to Vivado). The AMD tool, PlanAhead tcl commands allow you to convert UCF to XDC. You can type in the following syntax:

```
write_xdc -file <file path and name>
```
This will automatically generate an XDC file compatible with Vivado tool (pay attention to the warning generated using this process as some constraints may not have direct equivalents.

XDC file is based on the SDC file construct and will be much easier to convert to Lattice constraint (.ldc or .pdc).

6.4. Converting XDC File

The Vivado IDE supports the AMD design constraint (XDC) and Synopsys design constraint (SDC) file formats. The SDC format is for timing constraints while the XDC format is for both timing and physical constraints. Constraints can include placement, timing, and I/O restrictions.

Most SDC files should be compatible without modification with some limitations. The current LSE timing does not take the PLL/DLL frequency or phase shift properties into account. It also does not model the different IO_TYPE in the PIO. Therefore, it is necessary to adjust the timing constraint accordingly.

6.5. Timing Constraint

6.5.1. Timing Constraints Conversion Table

Table 6.1 lists all the constraints that can be used by both Lattice (.ldc) and AMD (.xdc) software. The listed constraints are based on the SDC construct and are fully compatible.

<table>
<thead>
<tr>
<th>AMD Constraint (.xdc)</th>
<th>Lattice Constraint (.ldc)</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>create_clock</td>
<td>create_clock</td>
<td>Creates a clock and defines its characteristics.</td>
</tr>
<tr>
<td>create_generated_clock</td>
<td>create_generated_clock</td>
<td>Creates an internally generated clock and defines its characteristics.</td>
</tr>
<tr>
<td>set_clock_groups</td>
<td>set_clock_groups</td>
<td>Specifies clock groups that are mutually exclusive or asynchronous with each other in a design so that the paths between these clocks are not considered during timing analysis.</td>
</tr>
<tr>
<td>set_clock_latency</td>
<td>set_clock_latency</td>
<td>Specifies the behavior of the clock outside of the FPGA device.</td>
</tr>
<tr>
<td>set_clock_uncertainty</td>
<td>set_clock_uncertainty</td>
<td>This constraint indicates that the clock of interest has uncertainties in its period.</td>
</tr>
<tr>
<td>set_false_path</td>
<td>set_false_path</td>
<td>Identifies paths that are considered false and excluded from timing analysis.</td>
</tr>
<tr>
<td>set_input_delay</td>
<td>set_input_delay</td>
<td>Defines the arrival time of an input relative to a clock.</td>
</tr>
<tr>
<td>set_max_delay</td>
<td>set_max_delay</td>
<td>Specifies the maximum delay for the timing paths.</td>
</tr>
<tr>
<td>set_min_delay</td>
<td>set_min_delay</td>
<td>Specifies the minimum delay for the timing paths.</td>
</tr>
<tr>
<td>set_multicycle_path</td>
<td>set_multicycle_path</td>
<td>Defines a path that takes multiple clock cycles.</td>
</tr>
<tr>
<td>set_output_delay</td>
<td>set_output_delay</td>
<td>Defines the output delay of an output relative to a clock.</td>
</tr>
</tbody>
</table>

6.5.2. Timing Constraint Best Practice

Timing constraint is very important for a given design implementation as it guides how the design are optimized and has an impact on the implementation process. Both Synthesis and implementation tools are timing driven. The algorithm will try to optimize timing scores (all negative Slacks in your design) to a value of zero. Having a partial coverage for timing constraint may lead the tool to optimize in the wrong area of the design and miss timing in other important regions.
Both the Radiant and Diamond software provide you with valuable information on your timing coverage. You can refer to the MAP and PAR report files to look for:

- Clock summary: Provides you with a summary of all identified clocks in your design with clock domain crossing to other clock domains.
- Timing constraint coverage: Provides you with a percentage of constraint coverage. Having a low number means that your design is not well constrained. It is recommended to be above 90% (ideally, 100% coverage).
- Total timing scores: Provides you with an indication of the total Negative Slack in picosecond. This is the score that the tool tries to optimize to zero.
- A list of Unconstraint paths.
- Setup and hold time report.

To have a good timing constraint coverage, it is recommended to define the following constraints in this order of priority:

- Identify different clocks and define your frequency constraint.
- Identify and constraint any generated clocks.
- Define input and output delay constraints.
- Define different clock relationship if any.
- Define false paths.
- Define multicycle paths.


6.6. Physical Constraint

6.6.1. Definition

Physical constraints are related to the physical domain. The physical constraint guides the Map and PAR tools in the implementation process and can include the following:

- Pin placement, voltage per bank, and Vref.
- Force the use of certain clock resources (Primary, region, and secondary)
- Creating a group with logical components
- Defining an anchor point for a group or a component
- Defining the configuration mode of the device

6.6.2. Physical Constraint Files

You can assign physical constraints using one or both of the following methods:

- Assign Lattice design constraints (.PDC) via the Device Constraint Editor tool. See the Device Constraint Editor Help menu for a complete description of each constraint, including syntax rules and examples.
- Assign HDL or schematic-based attributes using design source files. These attributes are used to direct Map and PAR tools. See HDL Attributes section from the Lattice Radiant/Diamond software Help menu for complete descriptions of each attribute, including conventions and examples.

Post-Synthesis Design Constraints (.pdc) is the Radiant software design constraints that contain both physical constraints and any post-synthesis timing constraints. The .pdc file is generated from higher level constraints and is the one that is used by Map and PAR tools to complete the physical implementation of the design.
6.6.3. Physical Constraints Conversion

The conversion of physical constraints have to be done manually. Table 6.2 lists the supported Lattice physical constraints.

<table>
<thead>
<tr>
<th>Lattice Physical Constraint</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>ldc_create_group</td>
<td>Defines a single identifier that refers to a group of objects. Only slice and IO can be created currently. Refer to the following example: ldc_create_group -name group1 [get_ports {a*}]</td>
</tr>
<tr>
<td>ldc_create_region</td>
<td>Defines a rectangular area. Refer to the following example: ldc_create_region -name region0 -site R16C2D -width 11 -height 30</td>
</tr>
</tbody>
</table>
| ldc_set_location            | When applied to a specified component, it places the component at a specified site or bank and locks the component to the site or bank. Refer to the following examples:  
  • ldc_set_location -site 11 [get_ports {A}]  
  • ldc_set_location -region region0 [get_group {group1}] |
| ldc_create_vref             | Defines a voltage reference. The PIO site serves as the input pin for an on-chip voltage reference. Refer to the following example: ldc_create_vref -name VREF1_BANK_3 -site N21 |
| ldc_set_vcc                 | Sets the voltage and/or derate for the bank or core. Refer to the following examples:  
  • ldc_set_vcc -bank 1 3.3  
  • ldc_set_vcc -bank 1 -derate 3 |
| ldc_set_port                | Sets the constraint attributes to ports; -iobuf, is used exclusively; -vref must be combined with -iobuf. Refer to the following example: ldc_set_port -iobuf {IO_TYPE=HSTL15_II PULLMODE=UP} [get_ports {A}] |
| ldc_set_sysconfig           | Sets the sysConfig port attributes. Refer to the following example: ldc_set_sysconfig {JTAG_PORT=ENABLE PROGRAMN_PORT=ENABLE MCLK_FREQ=56.2 DONE_OD=ON} |
| ldc_set_attribute           | Sets the constraint attributes to the objects or the design if no object is specified. Refer to the following examples:  
  • ldc_set_attribute {USE_PRIMARY=TRUE} {USE_PRIMARY_REGION=0,1} [get_nets {clk1_c}]  
  • ldc_set_attribute GSR_NET=TRUE [get_nets {my_gsr}] |
| ldc_prohibit                | Prohibits the use of a site or all sites in a region. Refer to the following examples:  
  • ldc_prohibit -site AB  
  • ldc_prohibit -region regionA |


6.7. XDC File Conversion Example

This section provides an example of converting an AMD XDC file to the Lattice LDC file:

- AMD XDC file example:
  ```
  create_clock -period 10 -name wClk [get_ports wClk]  
  create_clock -period 5 -name rClk [get_ports rClk]  
  set_property PACKAGE_PIN P20 [get_ports {wbData[7]}]  
  set_property PACKAGE_PIN V22 [get_ports {wbData[6]}]  
  set_property PACKAGE_PIN E21 [get_ports {wbData[5]}]  
  set_property PACKAGE_PIN P23 [get_ports {wbData[4]}]  
  set_property PACKAGE_PIN V23 [get_ports {wbData[3]}]  
  set_property PACKAGE_PIN E24 [get_ports {wbData[2]}]  
  set_property PACKAGE_PIN P25 [get_ports {wbData[1]}]  
  set_property PACKAGE_PIN V26 [get_ports {wbData[0]}]
  ```
• Conversion to Lattice LDC file:
  # Timing constraint
  create_clock -name {rClk} -period 10 [get_ports rClk]
  create_clock -name {wClk} -period 5 [get_ports wClk]
  
  # I/O pin locking
  ldc_set_location -site {L16} [get_ports wClk]
  ldc_set_location -site {L18} [get_ports rClk]
  ldc_set_location -site {L14} [get_ports {wbData[0]}]
  ldc_set_location -site {L13} [get_ports {wbData[1]}]
  ldc_set_location -site {M16} [get_ports {wbData[2]}]
  ldc_set_location -site {M15} [get_ports {wbData[3]}]
  ldc_set_location -site {M14} [get_ports {wbData[4]}]
  ldc_set_location -site {M13} [get_ports {wbData[5]}]
  ldc_set_location -site {P14} [get_ports {wbData[6]}]
  ldc_set_location -site {P13} [get_ports {wbData[7]}]

  # Default setting for all I/O to have LVCMOS33 voltage
  ldc_set_port -ibuf {IO_TYPE=LVCMOS33 DIFFDRIVE=NA DIFFRESISTOR=OFF}

  # Create a group box with defined size (10x10) and physical placement guideline (anchor
  point R2C2D)
  ldc_create_group -name MyGroup -bbox {10 10} [get_cells {arnd1 arnd2 arnd3 arnd4}]
  ldc_set_location -site {R2C2D} [ldc_get_groups MyGroup]
7. Design Simulation

7.1. Supported Simulation Tools and Process

Both AMD Vivado Design Suite and Lattice Radiant/Diamond software support a number of third-party simulators, as shown in Table 7.1.

<table>
<thead>
<tr>
<th>Simulation Tool</th>
<th>AMD Vivado Design Suite Software</th>
<th>Lattice Radiant/Diamond Software</th>
</tr>
</thead>
<tbody>
<tr>
<td>Siemens EDA Questa™ Advanced Simulator</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Siemens EDA ModelSim™ Simulator</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Synopsys® VCS® (Verilog Compiler Simulator)</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Aldec® Riviera-PRO™ Simulator</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Aldec Active-HDL™</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Cadence® Xcelium™ Parallel Simulator</td>
<td>✓</td>
<td>×</td>
</tr>
<tr>
<td>Cadence Incisive® Enterprise Simulator (IES)</td>
<td>✓</td>
<td>×</td>
</tr>
<tr>
<td>AMD Vivado™ simulator</td>
<td>✓</td>
<td>×</td>
</tr>
<tr>
<td>Cadence NC-VHDL</td>
<td>×</td>
<td>✓</td>
</tr>
<tr>
<td>Cadence NCSim</td>
<td>×</td>
<td>✓</td>
</tr>
<tr>
<td>Cadence NC-Verilog</td>
<td>×</td>
<td>✓</td>
</tr>
</tbody>
</table>

In the AMD Vivado Design Suite software, you can run a simulation by clicking Run Simulation under Simulation on the Flow Navigator pane. You can choose between Behavioral Simulation, Post-Synthesis Simulation, and Post-Implementation Simulation.

In the Diamond or Radiant software, you can click on the Simulation Wizard icon (or tools > simulation wizard) to run a simulation using Modelsim OEM tool. The simulation wizard is used to generate a Simulation Wizard Project (.spf) file and a simulation script DO file that is executed by ModelSim. Figure 7.1 shows an example of the Radiant software simulation wizard GUI.

![Figure 7.1. Lattice Radiant Software Simulation Wizard](image-url)
**Figure 7.2** shows the files involved in each type of simulation for the Radiant software.

For more information, refer to the user guides from the Lattice Radiant/Diamond software Help menu. **Figure 7.3** shows an example of user guides listed in the Lattice Radiant software Help menu.
8. Device Programming

8.1. Programming Mode Options

After you have created and verified your design, you can use the final output data file to download a bitstream to the FPGA device using the appropriate programming tool. There are multiple modes of device programming for both Lattice and AMD devices. For details about these modes, refer to the device datasheet or sysConfig user guide of a specific device family. A high-level summary of supported modes is listed in Table 8.1.

Table 8.1. Programming Mode Options Available By Device Family for AMD and Lattice Devices

<table>
<thead>
<tr>
<th>Device Family/Programming Mode</th>
<th>AMD 7-Series</th>
<th>Lattice MachXO</th>
<th>Lattice CertusPro-NX</th>
<th>Lattice ICE40 UltraPlus</th>
<th>Lattice CrossLink-NX</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDM*</td>
<td>x</td>
<td>✓</td>
<td>✓ (Flash)</td>
<td>✓</td>
<td>x</td>
</tr>
<tr>
<td>SPI</td>
<td>✓ (*x1, x2, and x4)</td>
<td>✓</td>
<td>✓ (x1, x2, and x4)</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>I2C</td>
<td>x</td>
<td>✓</td>
<td>✓</td>
<td>x</td>
<td>✓</td>
</tr>
<tr>
<td>I3C</td>
<td>x</td>
<td>✓</td>
<td>✓</td>
<td>x</td>
<td>✓</td>
</tr>
<tr>
<td>SPI (parallel I/F)</td>
<td>✓ (*x8 and x16)</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>Multiboot</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Encryption</td>
<td>✓</td>
<td>✓ (NX Version)</td>
<td>✓</td>
<td>x</td>
<td>✓ (NX Version)</td>
</tr>
<tr>
<td>Authentication</td>
<td>✓</td>
<td>✓ (NX Version)</td>
<td>✓</td>
<td>x</td>
<td>✓ (NX Version)</td>
</tr>
<tr>
<td>Partial Configuration</td>
<td>✓</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>Daisy Chaining</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>x</td>
<td>✓</td>
</tr>
<tr>
<td>JTAG</td>
<td>x</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

*Note: SDM stands for Self-Download-Mode. Some Lattice devices integrate Flash or NVCM. No external boot device is needed.

8.2. Bitstream Generation

There are different configuration options that are available in the Lattice Radiant and AMD Vivado Design Suite software that allow you to customize the generated bitstream.

The Vivado Design Suite software interface allows you to select the type of interface, bitstream format and the programming mode using the Program and Debug step of the flow.

Configuring the additional bitstream settings allows you to access the following advanced settings:

- Configuration mode
- Selection of the SPI flash mode (*x1, *x2, and *x4)
- Bitstream encryption

In the Lattice software, all these parameters can be set from the following interfaces:

- Strategy Settings (bitstream format)
- Device Constraint Manager (to set the sysConfig port parameters)
- Programmer and Programmer file utility which include the bitstream conversion debug tools and device programming utility.

For more information, refer to the following documents:

- Lattice Radiant Software 3.2 User Guide
- Lattice Diamond 3.12 User Guide
8.2.1. Bitstream Strategy Settings

In the Radiant software, you can double-click on the strategy to set the output format of the bitstream file:

- Bit File (Binary) – Generates a binary configuration file (.bin) that contains the default outputs of the Bit Generation process.
- Raw Bit File (ASCII) – Generates an ASCII raw bit text file (.rbt) of ASCII ones and zeros that represent the bits in the bitstream file. If you are using a microprocessor to configure a single FPGA device, you can include the Raw Bit file in the source code as a text file to represent the configuration data. The sequence of characters in the Raw Bit file is the same as the bit sequence that will be written into the FPGA device.

Figure 8.1 shows an example of the Radiant software Strategies GUI.

![Figure 8.1. Lattice Radiant Software Strategies GUI](image)

8.2.2. Device Constraint Options (sysConfig)

In the Radiant software, you can find all the SysConfig settings under the General tab. You can set these settings using the Global tab in the Device Constraint Editor or manually. If you do not specify these settings in the .pdc file, some default sysConfig constraints will automatically be generated based on the device selection. Figure 8.2 shows an example of the Radiant software Device Constraint Editor GUI.
8.2.3. Programmer and Programmer File Utility

The Radiant Programmer in the Radiant software allows you to connect with the hardware and program the device or flash memory. It offers several views to help you set up your connection to a target board and to program the FPGA devices. If an item is not showing, choose it in the View menu.

The configuration created by the Programmer will be stored in an .xcf file. The .xcf file contains information about each device, the data files targeted, and the operations to be performed. Figure 8.3 shows an example of the Radiant Programmer GUI.
Migrating Designs from AMD CPLD/FPGA Devices to Lattice FPGA Devices

Application Note

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Figure 8.3. Lattice Radiant Programmer GUI

Accessible from the same interface is the Programming File Utility, shown in Figure 8.4, it is a stand-alone tool that allows you to view, compare, and edit data files. The tool covers the following functions:

- Viewing Data Files
- Comparing Two Data Files
- Editing Feature Row Values
- Editing Control Register Values
- Control Register Dialog Box
- Editing the USERCODE in the Data File

Figure 8.4. Lattice Programming File Utility Control Register GUI

The Radiant Deployment Tool, which is part of the Radiant Programmer interface, allows you to generate other type of files such as ISC, HEX, and BSDL files as shown in Figure 8.5.
Figure 8.5. Lattice Radiant Deployment Tool GUI
References

For more information, refer to the following documents:

- CertusPro-NX Family Data Sheet (FPGA-DS-02086)
- Package Diagrams Data Sheet (FPGA-DS-02053)
- CertusPro-NX High-Speed I/O Interface (FPGA-TN-02244)
- Sub-LVDS Signaling Using Lattice Devices (FPGA-TN-02028)
- Lattice Radiant Software 3.1 User Guide
- Memory Modules User Guide (FPGA-IPUG-02033)
- DSP Arithmetic Modules User Guide (FPGA-IPUG-02050)
- Arithmetic Modules User Guide (FPGA-IPUG-02032)
- Lattice Radiant Software 3.2 User Guide
- CertusPro-NX SerDes/PCS User Guide (FPGA-TN-02245)
- CertusPro-NX Hardware Checklist (FPGA-TN-02255)
- Lattice Memory Mapped Interface and Lattice Interrupt Interface User Guide (FPGA-UG-02039)
- Using TraceID Technical Note (FPGA-TN-02084)
- FPGA Libraries Reference Guide
- HDL Coding Guidelines
- Design Planning in Diamond
- Lattice Diamond 3.12 User Guide
- Lattice Synthesis Engine for Diamond User Guide

For more information, refer to the following Lattice device and training web pages:

- Avant-E web page
- Avant-G web page
- Avant-X web page
- Certus-NX web page
- CertusPro-NX web page
- CrossLink web page
- CrossLink-NX web page
- CrossLinkPlus web page
- LatticeEC2P2/M web page
- Lattice ECP3 web page
- ECP5/ECP5-5G web page
- LatticeXP2 web page
- iCE40 LP/HX web page
- iCE40 UltraPlus web page
- ispMACH 4002ZE web page
- ispMACH 4000VZ web page
- MachXO web page
- MachXO2 web page
• MachXO3 web page
• MachXO3D web page
• MachXO5-NX web page
• Lattice Insights web page for Lattice Semiconductor training courses and learning plans
Technical Support Assistance
Submit a technical support case through www.latticesemi.com/techsupport.
For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.
## Revision History

**Revision 1.0, March 2024**

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>