

Introduction

The LatticeXP2™ sysIO™ buffers give the designer the ability to easily interface with other devices using advanced system I/O standards. This technical note describes the sysIO standards available and how they can be implemented using Lattice’s ispLEVER® design software.

sysIO Buffer Overview

The LatticeXP2 sysIO interface contains multiple Programmable I/O Cells (PIC) blocks. Each PIC contains two Programmable I/Os (PIO), PIOA and PIOB, connected to their respective sysIO Buffers. Two adjacent PIOs can be joined to provide a differential I/O pair (labeled as “T” and “C”).

Each Programmable I/O (PIO) includes a sysIO Buffer and I/O Logic (IOLOGIC). The LatticeXP2 sysIO buffers supports a variety of single-ended and differential signaling standards. The sysIO buffer also supports the DQS strobe signal that is required for interfacing with the DDR memory. One of every 16/18 PIOs in the LatticeXP2 contains a delay element to facilitate the generation of DQS signals. The DQS signal from the bus is used to strobe the DDR data from the memory into input register blocks. For more information on the architecture of the sysIO buffer please refer to the [LatticeXP2 Family Data Sheet](#).

The IOLOGIC includes input, output and tristate registers that implement both single data rate (SDR) and double data rate (DDR) applications along with the necessary clock and data selection logic. Programmable delay lines and dedicated logic within the IOLOGIC are used to provide the required shift to incoming clock and data signals and the delay required by DQS inputs in DDR memory. The DDR implementation in the IOLOGIC and the DDR memory interface support are discussed in more detail in TN1138, [LatticeXP2 High Speed I/O Interface](#).

Supported sysIO Standards

The LatticeXP2 sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into internally ratioed standard such as LVCMOS, LVTTTL and PCI; and externally referenced standards such as HSTL and SSTL. The buffers support the LVTTTL, LVCMOS 1.2, 1.5, 1.8, 2.5 and 3.3V standards. In the LVCMOS and LVTTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, or a bus-keeper latch). Other single-ended standards supported include SSTL and HSTL. Differential standards supported include MLVDS, LVDS, RSDS, BLVDS, LVPECL, differential SSTL and differential HSTL. Tables 1 and 2 list the sysIO standards supported in LatticeXP2 devices.

Table 8-1. Supported Input Standards

Input Standard	V _{REF} (Nom.)	V _{CCIO} ¹ (Nom.)
Single Ended Interfaces		
LVTTTL	—	—
LVCMOS33	—	—
LVCMOS25	—	—
LVCMOS18	—	1.8
LVCMOS15	—	1.5
LVCMOS12	—	—
PCI 33	—	3.3
HSTL18 Class I, II	0.9	—
HSTL15 Class I	0.75	—
SSTL3 Class I, II	1.5	—

© 2010 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Table 8-1. Supported Input Standards (Continued)

Input Standard	V _{REF} (Nom.)	V _{CCIO} ¹ (Nom.)
SSTL2 Class I, II	1.25	—
SSTL18 Class I, II	0.9	—
Differential Interfaces		
Differential SSTL18 Class I, II	—	—
Differential SSTL2 Class I, II	—	—
Differential SSTL3 Class I, II	—	—
Differential HSTL15 Class I	—	—
Differential HSTL18 Class I, II	—	—
LVDS, MLVDS, LVPECL, BLVDS, RSDS	—	—

¹ When not specified, V_{CCIO} can be set anywhere in the valid operating range.

Table 8-2. Supported Output Standards

Output Standard	Drive	V _{CCIO} (Nom.)
Single-ended Interfaces		
LVTTTL	4mA, 8mA, 12mA, 16mA, 20mA	3.3
LVTTTL, Open Drain	4mA, 8mA, 12mA, 16mA, 20mA	—
LVC MOS33	4mA, 8mA, 12mA, 16mA, 20mA	3.3
LVC MOS25	4mA, 8mA, 12mA, 16mA, 20mA	2.5
LVC MOS18	4mA, 8mA, 12mA, 16mA	1.8
LVC MOS15	4mA, 8mA	1.5
LVC MOS12	2mA, 6mA	1.2
LVC MOS33, Open Drain	4mA, 8mA, 12mA, 16mA, 20mA	—
LVC MOS25, Open Drain	4mA, 8mA, 12mA, 16mA, 20mA	—
LVC MOS18, Open Drain	4mA, 8mA, 12mA, 16mA	—
LVC MOS15, Open Drain	4mA, 8mA	—
LVC MOS12, Open Drain	2mA, 6mA	—
PCI33 ²	N/A	3.3
HSTL18 Class I	8mA, 12mA	1.8
HSTL18 Class II	N/A	1.8
HSTL15 Class I	4mA, 8mA	1.5
SSTL3 Class I, II	N/A	3.3
SSTL2 Class I	8mA, 12mA	2.5
SSTL2 Class II	16mA, 20mA	2.5
SSTL18 Class I	N/A	1.8
SSTL18 Class II	8mA, 12mA	1.8
Differential Interfaces		
Differential SSTL3, Class I, II	N/A	3.3
Differential SSTL2, Class I	8mA, 12mA	2.5
Differential SSTL2, Class II	16mA, 20mA	2.5
Differential SSTL18, Class I	N/A	1.8
Differential SSTL18, Class II	8mA, 12mA	1.8
Differential HSTL18, Class I	8mA, 12mA	1.8
Differential HSTL18, Class II	N/A	1.8
Differential HSTL15, Class I	4mA, 8mA	1.5

Table 8-2. Supported Output Standards (Continued)

Output Standard	Drive	V _{CCIO} (Nom.)
LVDS	N/A	2.5
MLVDS ¹	N/A	2.5
BLVDS ¹	N/A	2.5
LVPECL ¹	N/A	3.3
RSDS ¹	N/A	2.5

- 1. Emulated with external resistors.
- 2. PCI33 is PCIX compatible.

sysIO Banking Scheme

LatticeXP2 devices have eight general purpose programmable sysIO banks. Each of the eight general purpose sysIO banks has a V_{CCIO} supply voltage, and two reference voltages, V_{REF1} and V_{REF2}. Figure 8-1 shows the eight general purpose banks.

On the top and bottom banks, the sysIO buffer pair consists of two single-ended output drivers and two sets of single-ended input buffers (both ratioed and referenced). The left and right sysIO buffer pair consists of two single-ended output drivers and two sets of single-ended input buffers (both ratioed and referenced). The referenced input buffer can also be configured as a differential input. True LVDS support is available on only 50% of the left and right I/Os (starting with the topmost pairs). There are no LVDS on the top and bottom I/Os. In 50% of the pairs there is also one differential output driver. The two pads in the pair are described as “true” and “comp”, where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.


SPI Flash Interface

The SPI pins (master/slave) are multiplexed with the I/Os in Bank 7. The two dedicated pins CFG[0] and TOE are powered by V_{CC} and reside between Banks 6 and 7.

JTAG Interface

The JTAG pins are located between Banks 2 and 3 and are powered by V_{CCJ}.

Figure 8-1. LatticeXP2 sysIO Banking



V_{CCIO} (1.2V/1.5V/1.8V/2.5V/3.3V)

There are a total of eight V_{CCIO} supplies, V_{CCIO0} - V_{CCIO7} . Each bank has a separate V_{CCIO} supply that powers the single-ended output drivers and the ratioed input buffers such as LVTTTL, LVCMOS, and PCI. LVTTTL, LVCMOS3.3, LVCMOS2.5 and LVCMOS1.2 also have fixed threshold options allowing them to be placed in any bank. The V_{CCIO} voltage applied to the bank determines the ratioed input standards that can be supported in that bank. It is also used to power the differential output drivers.

V_{CCAUX} (3.3V)

In addition to the bank V_{CCIO} supplies, devices have a V_{CC} core logic power supply and a V_{CCAUX} auxiliary supply that powers the differential and referenced input buffers. V_{CCAUX} is used to supply I/O reference voltage requiring 3.3V to satisfy the common-mode range of the drivers and input buffers.

V_{CCJ} (1.2V/1.5V/1.8V/2.5V/3.3V)

The JTAG pins have a separate V_{CCJ} power supply that is independent of the bank V_{CCIO} supplies. V_{CCJ} determines the electrical characteristics of the LVCMOS JTAG pins, both the output high level and the input threshold.

Table 8-3 shows a summary of all the required power supplies.

Table 8-3. Power Supplies

Power Supply	Description	Value ¹
V_{CC}	Core Power Supply	1.2V
V_{CCIO}^2	Power Supply for the I/O Banks	1.2V/1.5V/1.8V/2.5V/3.3V
V_{CCAUX}	Auxiliary Power Supply	3.3V
V_{CCJ}^2	Power Supply for JTAG Pins	1.2V/1.5V/1.8V/2.5V/3.3V

1. Refer to the [LatticeXP2 Family Data Sheet](#) for recommended min. and max. values.

2. If V_{CCIO} or V_{CCJ} is set to 3.3V, they MUST be connected to the same power supply as V_{CCAUX} .

Input Reference Voltage (V_{REF1} , V_{REF2})

Each bank can support up to two separate V_{REF} input voltages, V_{REF1} and V_{REF2} , that are used to set the threshold for the referenced input buffers. The locations of these V_{REF} pins are pre-determined within the bank. These pins can be used as regular I/Os if the bank does not require a V_{REF} voltage.

V_{REF1} for DDR Memory Interface

When interfacing to DDR memory, the V_{REF1} input must be used as the reference voltage for the DQS and DQ input from the memory. A voltage divider between V_{REF1} and GND is used to generate an on-chip reference voltage that is used by the DQS transition detector circuit. This voltage divider is only present on V_{REF1} it is not available on V_{REF2} . For more information on the DQS transition detect logic and its implementation, please refer to Lattice technical note number TN1138, [LatticeXP2 High Speed I/O Interface](#). For DDR1 memory interfaces, the V_{REF1} should be connected to 1.25V. Therefore, only SSTL25_II signaling is allowed. For DDR2 memory interfaces this should be connected to 0.9V, and only SSTL18_II signaling is allowed.

Mixed Voltage Support in a Bank

The LatticeXP2 sysIO buffer is connected to three parallel ratioed input buffers. These three parallel buffers are connected to V_{CCIO} , V_{CCAUX} and V_{CC} , giving support for thresholds that track with V_{CCIO} as well as fixed thresholds for 3.3V (V_{CCAUX}) and 1.2V (V_{CC}) inputs. This allows the input threshold for ratioed buffers to be assigned on a pin-by-pin basis rather than tracking with V_{CCIO} . This option is available for all 1.2V, 2.5V and 3.3V ratioed inputs and is independent of the bank V_{CCIO} voltage. For example, if the bank V_{CCIO} is 1.8V, it is possible to have 1.2V and 3.3V ratioed input buffers with fixed thresholds, as well as 2.5V ratioed inputs with tracking thresholds.

Prior to device configuration, the ratioed input thresholds always tracks the bank V_{CCIO} . This option only takes effect after configuration. Output standards within a bank are always set by V_{CCIO} . Table 8-4 shows the sysIO standards that can be mixed in the same bank.

Table 8-4. Mixed Voltage Support

V_{CCIO}	Input sysIO Standards					Output sysIO Standards				
	1.2V	1.5V	1.8V	2.5V	3.3V	1.2V	1.5V	1.8V	2.5V	3.3V
1.2V	Yes			Yes	Yes	Yes				
1.5V	Yes	Yes		Yes	Yes		Yes			
1.8V	Yes		Yes	Yes	Yes			Yes		
2.5V	Yes			Yes	Yes				Yes	
3.3V	Yes			Yes	Yes					Yes

sysIO Standards Supported by Bank

Table 8-5. I/O Standards Supported by Bank

Description	Top Side Banks 0-1	Right Side Banks 2-3	Bottom Side Banks 4-5	Left Side Banks 6-7
I/O Buffers	Single-ended	Single-ended and Differential	Single-ended	Single-ended and Differential
Output Standards Supported	LVTTTL LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 LVCMOS12 SSTL18 Class I, II SSTL25 Class I, II SSTL33 Class I, II HSTL15 Class I HSTL18_I, II SSTL18D Class I, II SSTL25D Class I, II SSTL33D Class I, II HSTL15D Class I HSTL18D Class I, II MLVDS LVDS25E ¹ LVPECL ¹ BLVDS ¹ RSDS ¹	LVTTTL LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 LVCMOS12 SSTL18 Class I, II SSTL25 Class I, II SSTL33 Class I, II HSTL15 Class I HSTL18 Class I, II SSTL18D Class I, II SSTL25D Class I, II SSTL33D Class I, II HSTL15D Class I HSTL18D Class I, II MLVDS LVDS LVDS25E ¹ LVPECL ¹ BLVDS ¹ RSDS ¹	LVTTTL LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 LVCMOS12 SSTL18 Class I, II SSTL2 Class I, II SSTL3 Class I, II HSTL15 Class I HSTL18 Class I, II SSTL18D Class I, II SSTL25D Class I, II, SSTL33D Class I, II HSTL15D Class I HSTL18D Class I, II MLVDS LVDS25E ¹ LVPECL ¹ BLVDS ¹ RSDS ¹	LVTTTL LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 LVCMOS12 SSTL18 Class I SSTL2 Class I, II SSTL3 Class I, II HSTL15 Class I, III HSTL18 Class I, II, III SSTL18D Class I, SSTL25D Class I, II, SSTL33D_I, II HSTL15D Class I HSTL18D Class I, II MLVDS LVDS LVDS25E ¹ LVPECL ¹ BLVDS ¹ RSDS ¹
Inputs	All Single-ended, Differential	All Single-ended, Differential	All Single-ended, Differential	All Single-ended, Differential
Clock Inputs	All Single-ended, Differential	All Single-ended, Differential	All Single-ended, Differential	All Single-ended, Differential
PCI Support	PCI33 with clamp	PCI33 without clamp	PCI33 with clamp	PCI33 without clamp
LVDS Output Buffers		LVDS (3.5mA) Buffers ²		LVDS (3.5mA) Buffers ²

1. These differential standards are implemented by using a complementary LVCMOS driver with external resistor pack.
 2. Available only on 50% of the I/Os in the bank.

LVCMOS Buffer Configurations

All LVCMOS buffer have programmable pull, programmable drive and programmable slew configurations that can be set in the software.

Bus Maintenance Circuit

Each pad has a weak pull-up, weak pull-down and weak buskeeper capability. The pull-up and pull-down settings offer a fixed characteristic, which is useful in creating wired logic such as wired ORs. However, current can be slightly higher than other options, depending on the signal state. The bus-keeper option latches the signal in the last driven state, holding it at a valid level with minimal power dissipation. Users can also choose to turn off the bus maintenance circuitry, minimizing power dissipation and input leakage. Note that in this case, it is important to ensure that inputs are driven to a known state to avoid unnecessary power dissipation in the input buffer. The internal weak pull-up is enabled on all unused pins.

Programmable Drive

Each LVCMOS or LVTTTL, as well as some of the referenced (SSTL and HSTL) output buffers, has a programmable drive strength option. This option can be set for each I/O independently. The drive strength settings available are 2mA, 4mA, 6mA, 8mA, 12mA, 16mA and 20mA. Actual options available vary by the I/O voltage. The user must consider the maximum allowable current per bank and the package thermal limit current when selecting the drive strength. Table 8-6 shows the available drive settings for each of the output standards.

Table 8-6. Programmable Drive Values for Single-ended Buffers

Single Ended I/O Standard	Programmable Drive (mA)
HSTL15_I	4, 8
HSTL18_I	8, 12
SSTL25_I	8, 12
SSTL25_II	16, 20
SSTL18_II	8, 12
LVCMOS12	2, 6
LVCMOS15	4, 8
LVCMOS18	4, 8, 12, 16
LVCMOS25	4, 8, 12, 16, 20
LVCMOS33	4, 8, 12, 16, 20
LVTTTL	4, 8, 12, 16, 20

Programmable Slew Rate

Each LVCMOS or LVTTTL output buffer pin also has a programmable output slew rate control that can be configured for either low noise or high-speed performance. Each I/O pin has an individual slew rate control. This allows designers to specify slew rate control on a pin-by-pin basis. This slew rate control affects both the rising and falling edges.

Open-Drain Control

All LVCMOS and LVTTTL output buffers can be configured to function as open drain outputs. The user can implement an open drain output by turning on the OPENDRAIN attribute in the software.

Differential SSTL and HSTL support

The single-ended driver associated with the complementary 'C' pad can optionally be driven by the complement of the data that drives the single-ended driver associated with the true pad. This allows a pair of single-ended drivers to be used to drive complementary outputs with the lowest possible skew between the signals. This is used for driving complementary SSTL and HSTL signals (as required by the differential SSTL and HSTL clock inputs on syn-

chronous DRAM and synchronous SRAM devices respectively). This capability is also used in conjunction with off-chip resistors to emulate LVPECL, and BLVDS output drivers.

Table 8-7. Programmable Drive Values for Differential Buffers

Differential I/O Standard	Programmable Drive (mA)
HSTL15D_I	4, 8
HSTL18D_I	8, 12
SSTL25D_I	8, 12
SSTL25D_II	16, 20
SSTL18D_II	8, 12

PCI Support with Programmable PCICLAMP

Each sysIO buffer can be configured to support PCI33. The buffers on the top and bottom sides of the device have an optional PCI clamp diode that may optionally be specified in the ispLEVER design tools.

Programmable PCICLAMP can be turned ON or OFF. This option is available on each I/O independently on the top and bottom side banks.

Programmable Input Delay

Each input can optionally be delayed before it is passed to the core logic or input registers. The primary use for the input delay is to achieve zero hold time for the input registers when using a direct drive primary clock. To arrive at zero hold time, the input delay will delay the data by at least as much as the primary clock injection delay. This option can be turned ON or OFF for each I/O independently in the software using the FIXEDDELAY attribute. This attribute is described in more detail in the software sysIO attribute section. Appendix A shows how this feature can be enabled in the software using HDL attributes.

Software sysIO Attributes

sysIO attributes can be specified in the HDL, using the Spreadsheet View of the Design Planner or in the ASCII preference file (.lpf) file directly. Appendices A, B and C list examples of how these can be assigned using each of these methods. This section describes each of these attributes in detail.

IO_TYPE

This is used to set the sysIO standard for an I/O. The V_{CCIO} required to set these I/O standards are embedded in the attribute names itself. There is no separate attribute to set the V_{CCIO} requirements. Table 8-8 lists the available I/O types.

Table 8-8. IO_TYPE Attribute Values

sysIO Signaling Standard	IO_TYPE
DEFAULT	LVCNOS25
LVDS 2.5V	LVDS25
RSDS	RSDS ¹
Emulated LVDS 2.5V	LVDS25E ¹
Bus LVDS 2.5V	BLVDS25 ¹
LVPECL 3.3V	LVPECL33 ¹
HSTL18 Class I and II	HSTL18_I, HTSL18_II
Differential HSTL 18 Class I and II	HSTL18D_I, HSTL18D_II
HSTL 15 Class I	HSTL15_I
Differential HSTL 15 Class I	HSTL15D_I
SSTL 33 Class I and II	SSTL33_I, SSTL33_II
Differential SSTL 33 Class I and II	SSTL33D_I, SSTL33D_II
SSTL 25 Class I and II	SSTL25_I, SSTL25_II
Differential SSTL 25 Class I and II	SSTL25D_I, SSTL25D_II
SSTL 18 Class I and II	SSTL18_I, SSTL18_II
Differential SSTL 18 Class I and II	SSTL18D_I, SSTL18D_II
LVTTTL	LVTTTL33
3.3V LVCNOS	LVCNOS33
2.5V LVCNOS	LVCNOS25
1.8V LVCNOS	LVCNOS18
1.5V LVCNOS	LVCNOS15
1.2V LVCNOS	LVCNOS12
3.3V PCI	PCI33
MLVDS	MLVDS ¹

1. These differential standards are implemented by using a complementary LVCNOS driver with external resistor pack.

OPENDRAIN

LVCNOS and LVTTTL I/O standards can be set to open drain configuration by using the OPENDRAIN attribute.

Values: ON, OFF

Default: OFF

DRIVE

The DRIVE attribute will set the programmable drive strength for the output standards that have programmable drive capability

Table 8-9. DRIVE Settings

Output Standard	DRIVE (mA)	Default (mA)
HSTL15_I/ HSTL15D_I	4, 8	8
HSTL18_I/ HSTL18D_I	8, 12	12
SSTL25_I/ SSTL25D_I	8, 12	8
SSTL25_II/ SSTL25D_II	16, 20	16
SSTL18_II/SSTL18D_II	8, 12	12
LVC MOS12	2, 6	6
LVC MOS15	4, 8	8
LVC MOS18	4, 8, 12, 16	12
LVC MOS25	4, 8, 12, 16, 20	12
LVC MOS33	4, 8, 12, 16, 20	12
LVTTL	4, 8, 12, 16, 20	12

PULLMODE

The PULLMODE attribute is available for all the LVTTL, LVC MOS and PCI inputs and outputs. This attribute can be enabled for each I/O independently.

Values: UP, DOWN, NONE, KEEPER

Default: UP

Table 8-10. PULLMODE Values

PULL Options	PULLMODE Value
Pull-up (Default)	UP
Pull-down	DOWN
Bus Keeper	KEEPER
Pull Off	NONE

PCICLAMP

PCI33 inputs on the top and bottom of the device have an optional PCI clamp that is enabled via the PCICLAMP attribute. The PCICLAMP is also available for all LVC MOS33 and LVTTL inputs.

Values: ON, OFF

Table 8-11. PCICLAMP Values

Input Type	PCICLAMP Value
PCI33	ON (default), OFF
LVC MOS33	OFF (default), ON
LVTTL	OFF (default), ON

SLEWRATE

The SLEWRATE attribute is available for all LVTTL and LVC MOS output drivers. Each I/O pin has an individual slew rate control. This allows a designer to specify slew rate control on a pin-by-pin basis.

Values: FAST, SLOW

Default: FAST

FIXEDEDELAY

The `FIXEDEDELAY` attribute is available to each input pin. This attribute, when enabled, is used to achieve zero hold time for the input registers when using global clock. This attribute can only be assigned in the HDL source.

Values: TRUE, FALSE

Default: FALSE

INBUF

By default, all the unused input buffers are disabled. The `INBUF` attribute is used to enable the unused input buffers when performing a boundary scan test. This is a global attribute and can be globally set to ON or OFF.

Values: ON, OFF

Default: ON

DIN/DOUT

This attribute can be used to assign I/O registers. Using `DIN` will assert an input register and using the `DOUT` attribute will assert an output register. By default, the software will try to assign the I/O registers, if applicable. The user can turn this OFF by using the synthesis attribute or by using the Spreadsheet View of the Design Planner. These attributes can only be applied to registers.

LOC

This attribute can be used to make pin assignments to the I/O ports in the design. This attribute is only used when the pin assignments are made in HDL source. Designers can also assign pins directly using the Spreadsheet View of the Design Planner in the `ispLEVER` software. The appendices explain this in further detail.

Design Considerations and Usage

This section discusses some of the design rules and considerations that must be taken into account when designing with the LatticeXP2 sysIO buffer

Banking Rules

- If V_{CCIO} or V_{CCJ} for any bank is set to 3.3 V, it is recommended that it be connected to the same power supply as V_{CCAUX} , thus minimizing leakage.
- If V_{CCIO} or V_{CCJ} for any bank is set to 1.2V, it is recommended that it be connected to the same power supply as V_{CC} , thus minimizing leakage.
- When implementing DDR memory interfaces, the V_{REF1} of the bank is used to provide reference to the interface pins and cannot be used to power any other referenced inputs.
- Only the top and bottom banks (banks 0, 1, 4 and 5)) will support PCI clamps.
- All legal input buffers should be independent of bank V_{CCIO} , except for 1.8V and 1.5V buffers, which require a bank V_{CCIO} of 1.8V and 1.5V.

Differential I/O Rules

- All banks can support LVDS input buffers. Only the banks on the right and left sides (Banks 2, 3, 6 and 7) will support True Differential output buffers. The banks on all sides will support the LVDS input buffers. The user can use emulated LVDS output buffers on these banks.
- All banks support emulated differential buffers using external resistor pack and complementary LVCMOS drivers.
- Only 50% of the I/Os on the left and right sides can provide LVDS output buffer capability. LVDS can only be assigned to the TRUE pad. The `ispLEVER` design tool will automatically assign the other I/Os of the differential pair to the complementary pad. Refer to the device data sheet to see the pin listings for all LVDS pairs.

Differential I/O Implementation

The LatticeXP2 devices support a variety of differential standards as detailed in the following sections.

LVDS

True LVDS (LVDS25) drivers are available on 50% of the I/Os on the left and right side of the devices. LVDS input support is provided on all sides of the device. All four sides of the device support LVDS using complementary LVCMOS drivers with external resistors (LVDS25E). Refer to the [LatticeXP2 Family Data Sheet](#) for a detailed explanation of these LVDS implementations.

BLVDS

All single-ended sysIO buffers pairs support the Bus-LVDS standard using complementary LVCMOS drivers with external resistors. Please refer to the [LatticeXP2 Family Data Sheet](#) for a detailed explanation of BLVDS implementation.

RSDS

All single-ended sysIO buffers pairs support RSDS standard using complementary LVCMOS drivers with external resistors. Please refer to the [LatticeXP2 Family Data Sheet](#) for a detailed explanation of RSDS implementation.

LVPECL

All the sysIO buffers will support LVPECL inputs. LVPECL outputs are supported using complementary LVCMOS driver with external resistors. Please refer to the [LatticeXP2 Family Data Sheet](#) for a detailed explanation of LVPECL implementation.

Differential SSTL and HSTL

All single-ended sysIO buffers pairs support differential SSTL and HSTL. Please refer to the [LatticeXP2 Family Data Sheet](#) for a detailed explanation of Differential HSTL and SSTL implementation.

MLVDS

All single-ended sysIO buffers pairs support MLVDS standard using complementary LVCMOS drivers with external resistors. Please refer to the [LatticeXP2 Family Data Sheet](#) for a detailed explanation of MLVDS implementation.

Technical Support Assistance

Hotline: 1-800-LATTICE (North America)
 +1-503-268-8001 (Outside North America)
 e-mail: techsupport@latticesemi.com
 Internet: www.latticesemi.com

Revision History

Date	Version	Change Summary
February 2007	01.0	Initial release.
April 2008	01.1	Updated Supported Output Standards table.
		Updated sysIO Banking figure.
February 2009	01.2	Updated I/O Standards Supported by Bank table.
June 2010	01.3	Added Appendix D - sysIO Attributes Using the Diamond Spreadsheet View User Interface.

Appendix A. HDL Attributes for Synplicity® and Precision® RTL Synthesis

Using these HDL attributes, designers can assign the sysIO attributes directly in their source. The attribute definition and syntax for the appropriate synthesis vendor must be used. Below are a list of all the sysIO attributes, syntax and examples for Precision RTL Synthesis and Synplicity. This section only lists the sysIO buffer attributes for these devices. These attributes are available through the ispLEVER software Help system.

VHDL Synplicity/Precision RTL Synthesis

This section lists syntax and examples for all the sysIO Attributes in VHDL when using the Precision RTL Synthesis or Synplicity synthesis tools.

Syntax

Table 8-12. VHDL Attribute Syntax for Synplicity and Precision RTL Synthesis

Attribute	Syntax
IO_TYPE	attribute IO_TYPE: string; attribute IO_TYPE of <i>Pinname</i> : signal is " <i>IO_TYPE Value</i> ";
OPENDRAIN	attribute OPENDRAIN: string; attribute OPENDRAIN of <i>Pinname</i> : signal is " <i>OpenDrain Value</i> ";
DRIVE	attribute DRIVE: string; attribute DRIVE of <i>Pinname</i> : signal is " <i>Drive Value</i> ";
PULLMODE	attribute PULLMODE: string; attribute PULLMODE of <i>Pinname</i> : signal is " <i>Pullmode Value</i> ";
PCICLAMP	attribute PCICLAMP: string; attribute PCICLAMP of <i>Pinname</i> : signal is " <i>PCIClamp Value</i> ";
SLEWRATE	attribute PULLMODE: string; attribute PULLMODE of <i>Pinname</i> : signal is " <i>Slewrates Value</i> ";
FIXEDDELAY	attribute FIXEDDELAY: string; attribute FIXEDDELAY of <i>Pinname</i> : signal is " <i>Fixeddelay Value</i> ";
DIN	attribute DIN: string; attribute DIN of <i>Pinname</i> : signal is " ";
DOUT	attribute DOUT: string; attribute DOUT of <i>Pinname</i> : signal is " ";
LOC	attribute LOC: string; attribute LOC of <i>Pinname</i> : signal is "pin_locations";

Examples

IO_TYPE

```
--***Attribute Declaration***
ATTRIBUTE IO_TYPE: string;
--***IO_TYPE assignment for I/O Pin***
ATTRIBUTE IO_TYPE OF portA:    SIGNAL IS "PCI33";
ATTRIBUTE IO_TYPE OF portB:    SIGNAL IS "LVCMOS33";
ATTRIBUTE IO_TYPE OF portC:    SIGNAL IS "LVDS25";
```

OPENDRAIN

```
--***Attribute Declaration***
ATTRIBUTE OPENDRAIN: string;
--***DRIVE assignment for I/O Pin***
ATTRIBUTE OPENDRAIN OF portB: SIGNAL IS "ON";
```

DRIVE

```
--***Attribute Declaration***  
ATTRIBUTE DRIVE: string;  
--***DRIVE assignment for I/O Pin***  
ATTRIBUTE DRIVE OF portB: SIGNAL IS "20";
```

PULLMODE

```
--***Attribute Declaration***  
ATTRIBUTE PULLMODE : string;  
--***PULLMODE assignment for I/O Pin***  
ATTRIBUTE PULLMODE OF portA: SIGNAL IS "DOWN";  
ATTRIBUTE PULLMODE OF portB: SIGNAL IS "UP";
```

PCICLAMP

```
--***Attribute Declaration***  
ATTRIBUTE PCICLAMP: string;  
--***PULLMODE assignment for I/O Pin***  
ATTRIBUTE PCICLAMP OF portA: SIGNAL IS "ON";
```

SLEWRATE

```
--***Attribute Declaration***  
ATTRIBUTE SLEWRATE : string;  
--*** SLEWRATE assignment for I/O Pin***  
ATTRIBUTE SLEWRATE OF portB: SIGNAL IS "FAST";
```

FIXEDELAY

```
--***Attribute Declaration***  
ATTRIBUTE FIXEDELAY: string;  
--*** SLEWRATE assignment for I/O Pin***  
ATTRIBUTE FIXEDELAY OF portB: SIGNAL IS "TRUE";
```

DIN/DOU

```
--***Attribute Declaration***  
ATTRIBUTE din : string;  
ATTRIBUTE dout : string;  
--*** din/dout assignment for I/O Pin***  
ATTRIBUTE din OF input_vector: SIGNAL IS " ";  
ATTRIBUTE dout OF output_vector: SIGNAL IS " ";
```

LOC

```
--***Attribute Declaration***  
ATTRIBUTE LOC : string;  
--*** LOC assignment for I/O Pin***  
ATTRIBUTE LOC OF input_vector: SIGNAL IS "E3,B3,C3 ";
```

Verilog Synplicity

This section lists syntax and examples for all the sysIO Attributes in Verilog using the Synplicity synthesis tool.

Syntax

Table 8-13. Verilog Synplicity Attribute Syntax

Attribute	Syntax
IO_TYPE	<i>PinType PinName</i> /* synthesis IO_TYPE="IO_Type Value"*/;
OPENDRAIN	<i>PinType PinName</i> /* synthesis OPENDRAIN ="OpenDrain Value"*/;
DRIVE	<i>PinType PinName</i> /* synthesis DRIVE="Drive Value"*/;
PULLMODE	<i>PinType PinName</i> /* synthesis PULLMODE="Pullmode Value"*/;
PCICLAMP	<i>PinType PinName</i> /* synthesis PCICLAMP ="PCIClamp Value"*/;
SLEWRATE	<i>PinType PinName</i> /* synthesis SLEWRATE="Slewrates Value"*/;
FIXEDELAY	<i>PinType PinName</i> /* synthesis FIXEDELAY="Fixeddelay Value"*/;
DIN	<i>PinType PinName</i> /* synthesis DIN=" "*/;
DOUT	<i>PinType PinName</i> /* synthesis DOUT=" "*/;
LOC	<i>PinType PinName</i> /* synthesis LOC="pin_locations "*/;

Examples

```

//IO_TYPE, PULLMODE, SLEWRATE and DRIVE assignment
output portB /*synthesis IO_TYPE="LVCMOS33" PULLMODE ="UP" SLEWRATE ="FAST"
DRIVE ="20"*/;
output portC /*synthesis IO_TYPE="LVDS25" */;

//OPENDRAIN
output portA /*synthesis OPENDRAIN ="ON"*/;

//PCICLAMP
output portA /*synthesis IO_TYPE="PCI33" PULLMODE ="PCICLAMP"*/;

// Fixeddelay
input load /* synthesis FIXEDDELAY="TRUE" */;

// Place the flip-flops near the load input
input load /* synthesis din="" */;

// Place the flip-flops near the outload output
output outload /* synthesis dout="" */;

//I/O pin location
input [3:0] DATA0 /* synthesis loc="E3,B1,F3"*/;

//Register pin location
reg data_in_ch1_buf_reg3 /* synthesis loc="R40C47" */;

//Vectored internal bus
reg [3:0] data_in_ch1_reg /*synthesis loc ="R40C47,R40C46,R40C45,R40C44" */;

```

Verilog Precision

This section lists syntax and examples for all the sysIO Attributes in Verilog using the Precision RTL Synthesis tool.

Syntax

Table 8-14. Verilog Precision Attribute Syntax

Attribute	Syntax
IO_TYPE	//pragma attribute <i>PinName</i> IO_TYPE IO_TYPE Value
OPENDRAIN	// pragma attribute <i>PinName</i> OPENDRAIN OpenDrain Value
DRIVE	// pragma attribute <i>PinName</i> DRIVE Drive Value
PULLMODE	// pragma attribute <i>PinName</i> IO_TYPE Pullmode Value
PCICLAMP	// pragma attribute <i>PinName</i> PCICLAMP PCIClamp Value
SLEWRATE	// pragma attribute <i>PinName</i> IO_TYPE Slewrate Value
FIXEDELAY	// pragma attribute <i>PinName</i> IO_TYPE Fixeddelay Value
LOC	// pragma attribute <i>PinName</i> LOC pin_location

Examples

```
//****IO_TYPE ***
//pragma attribute portA IO_TYPE PCI33
//pragma attribute portB IO_TYPE LVCMOS33
//pragma attribute portC IO_TYPE SSTL25_II

//*** Opendrain ***
//pragma attribute portB OPENDRAIN ON
//pragma attribute portD OPENDRAIN OFF

//*** Drive ***
//pragma attribute portB DRIVE 20
//pragma attribute portD DRIVE 8

//*** Pullmode***
//pragma attribute portB PULLMODE UP

//*** PCIClamp***
//pragma attribute portB PCICLAMP ON

//*** Slewrate ***
//pragma attribute portB SLEWRATE FAST
//pragma attribute portD SLEWRATE SLOW

// ***Fixeddelay***
// pragma attribute load FIXEDELAY TRUE

//****LOC***
//pragma attribute portB loc E3
```

Appendix B. sysIO Attributes Using the Design Planner User Interface

Designers can assign sysIO buffer attributes using the Design Planner GUI available in the ispLEVER design tool. If you are using Lattice Diamond™ design software, refer to Appendix D. The Pin Attribute Sheet lists all the ports in a design and all the available sysIO attributes as preferences. By clicking on each of these cells, a list of all the valid I/O preference for that port is displayed. Each column takes precedence over the next. Therefore, when a particular IO_TYPE is chosen, the DRIVE, PULLMODE and SLEWRATE columns will only list the valid combinations for that IO_TYPE. The pin locations can be locked using the pin location column of the Pin Attribute sheet. Right-clicking on a cell will list the available pin locations. The Spreadsheet View will also conduct a DRC check to search for any incorrect pin assignments.


Designers can enter DIN/DOUT preferences using the Cell Attributes sheet of the Preference Editor. All the preferences assigned using the Preference Editor are written into the preference file (.prf).

Figures 8-2 and 8-3 show the Pin Attribute sheet and the Cell Attribute sheet views of the preference editor. For further information on how to use the Preference Editor, refer to the ispLEVER Help documentation in the Help menu option of the software.

Figure 8-2. Port Attributes Tab

Type	Name	Group by	Pin	Bank	Vref	IO_TYPE	PULLMODE	DRIVE	SLEWRATE	PCICLAMP
AI/PORTS		N/A	N/A	N/A	N/A	LVCMOS25	UP	N/A	FAST	OFF
Clock Input	Clk0	N/A			N/A	LVCMOS25	UP	NA	FAST	OFF
Clock Input	Clk1	N/A			N/A	LVCMOS25	UP	NA	FAST	OFF
Clock Input	Clk2	N/A			N/A	LVCMOS25	UP	NA	FAST	OFF
Clock Input	Clk3	N/A			N/A	LVCMOS33	UP	NA	FAST	OFF
Input Port	Din_0	N/A				SSTL33_J	NONE	NA	FAST	OFF
Input Port	Din_1	N/A			N/A	LVCMOS25	UP	NA	FAST	OFF
Input Port	Din_2	N/A			N/A	LVCMOS25	UP	NA	FAST	OFF
Input Port	Din_3	N/A			N/A	LVCMOS25	UP	NA	FAST	OFF
Input Port	Din_4	N/A			N/A	LVCMOS25	UP	NA	FAST	OFF
Input Port	md_0	N/A			N/A	PCI33	NONE	NA	FAST	OFF
Input Port	md_1	N/A			N/A	PCI33	NONE	NA	FAST	OFF
Output Port	portA_0	N/A			N/A	PCI33	UP	NA	FAST	OFF
Output Port	portA_1	N/A			N/A	PCI33	UP	NA	FAST	OFF
Output Port	portA_2	N/A			N/A	LVPECL33	NONE	NA	FAST	OFF
Output Port	portA_3	N/A			N/A	PCI33	UP	NA	FAST	OFF
Output Port	portA_4	N/A			N/A	LVCMOS15	UP	8	FAST	OFF
Output Port	portB_0	N/A			N/A	LVCMOS33	UP	12	FAST	OFF

Figure 8-3. Cell Attributes Tab



Appendix C. sysIO Attributes Using Preference File (ASCII File)

Designers can enter sysIO attributes directly in the preference (.lpf) file as sysIO buffer preferences. The LPF file is a post-synthesis FPGA constraint file that stores logical preferences that have been created or modified in the Design Planner or Text Editor. It also contains logical preferences originating in the HDL source that have been modified.

. Below are a list of sysIO buffer preference syntax and examples.

IOBUF

This preference is used to assign the attribute IO_TYPE, PULLMODE, SLEWRATE, PCICLAMP and DRIVE.

Syntax

```
IOBUF [ALLPORTS | PORT <port_name> | GROUP <group_name>] (keyword=<value>)+;
```

where:

<port_name> = These are not the actual top-level port names, but should be the signal name attached to the port. PIOs in the physical design (.ncd) file are named using this convention. Any multiple listings or wildcarding should be done using GROUPs

Keyword = IO_TYPE, OPENDRAIN, DRIVE, PULLMODE, PCICLAMP, SLEWRATE.

Example

```
IOBUF PORT "port1" IO_TYPE=LVTTL33 OPENDRAIN=ON DRIVE=8 PULLMODE=UP
PCICLAMP =OFF SLEWRATE=FAST;
DEFINE PORT GROUP "bank1" "in*" "out_[0-31]";
IOBUF GROUP "bank1" IO_TYPE=SSTL18_II;
```

LOCATE

When this preference is applied to a specified component, it places the component at a specified site and locks the component to the site. If applied to a specified macro instance, it places the macro's reference component at a specified site, places all of the macro's pre-placed components (that is, all components that were placed in the macro's library file) in sites relative to the reference component, and locks all of these placed components at their sites. Below are some of the LOCATE syntax and examples. For further information, refer to the ispLEVER Help documentation in the Help menu option of the software.

Syntax

```
LOCATE [COMP <comp_name> | MACRO <macro_name>] SITE <site_name>;
LOCATE VREF <vref_name> SITE <site_name>;
```

Note: If the comp_name, macro_name, or site_name begins with anything other than an alpha character (for example, "11C7"), you must enclose the name in quotes. Wildcard expressions are allowed in <comp_name>.

Examples

This command places the port Clk0 on the site A4:

```
LOCATE COMP "Clk0" SITE "A4";
```

This command places the component PFU1 on the site named R1C7:

```
LOCATE COMP "PFU1" SITE "R1C7";
LOCATE VREF "ref1" SITE PR29C;
```

USE DIN CELL

This preference specifies the given register to be used as an input flip-flop.

Syntax

```
USE DIN CELL <cell_name>;
```

where:

```
<cell_name> := string
```

Example

```
USE DIN CELL "din0";
```

USE DOUT CELL

Specifies the given register to be used as an output flip-flop.

Syntax

```
USE DOUT CELL <cell_name>;
```

where:

```
<cell_name> := string
```

Example

```
USE DOUT CELL "dout1";
```

GROUP VREF

This preference is used to group all the components that need to be associated to one V_{REF} pin within a bank.

Syntax

```
LOCATE VREF <vref_name> SITE <site_name>;
```

Example

```
IOBUF GROUP <group_name> BANK=<bank_name> VREF=<Vref_name>  
LOCATE VREF "ref1" SITE PR29C;  
LOCATE VREF "ref2" SITE PR48B;  
IOBUF GROUP "group1" IO_TYPE=SSTL18_II BANK=0 VREF=vref1 ;
```

Appendix D. sysIO Attributes Using the Diamond Spreadsheet View User Interface

sysIO buffer attributes can be assigned using the Spreadsheet View available in the Lattice Diamond design software. The Port Assignments Sheet lists all the ports in a design and all the available sysIO attributes in multiple columns. Click on each of these cells for a list of all valid I/O preferences for that port. Each column takes precedence over the next. Therefore, when you choose a particular IO_TYPE, the columns for the DRIVE, PULLMODE, SLEWRATE and other attributes will only list the valid entries for that IO_TYPE.

Pin locations can be locked using the Pin column of the Port Assignments sheet or using the Pin Assignments sheet. You can right-click on a cell and go to Assign Pins to see a list of available pins.

The Spreadsheet View also has an option to run a DRC check to check for any incorrect pin assignments. You can enter the DIN/DOUT preferences using the Cell Mapping Tab. All the preferences assigned using the Spreadsheet View are written into the logical preference file (.lpf).

Figure 8-4 shows the Port Assignments Sheet of the Spreadsheet View. For further information on how to use the Spreadsheet View, refer to the Diamond Help documentation, available in the Help menu option of the software.

Figure 8-4. Port Attributes Tab of Spreadsheet View

Type	Name	Group by	Pin	Bank	Vref	IO_TYPE	PULLMODE	DRIVE	SLEWRATE	PCICLAMP	OPENDRAIN	Outload (pF)
1	All Ports	N/A	N/A	N/A	N/A	LVC MOS25	UP	N/A	FAST	OFF	OFF	N/A
2	Bidi Port A_0	N/A			N/A	LVC MOS25	UP	12	FAST	OFF	OFF	0.000
3	Bidi Port A_1	N/A			N/A	LVC MOS25	UP	12	FAST	OFF	OFF	0.000
4	Bidi Port B_0	N/A			N/A	LVC MOS25	UP	12	FAST	OFF	OFF	0.000
5	Bidi Port B_1	N/A			N/A	LVC MOS25	UP	12	FAST	OFF	OFF	0.000
6	Clock Input Clk	N/A			N/A	LVC MOS25	UP	NA	FAST	OFF	OFF	N/A
7	Input Port Clr	N/A				SSTL18_I	NONE	NA	FAST	OFF	OFF	N/A
8	Input Port Dir	N/A			N/A	LVC MOS25	UP	NA	FAST	OFF	OFF	N/A
9	Input Port OE	N/A			N/A	LVC MOS25	UP	NA	FAST	OFF	OFF	N/A
10	TriState Port Q_0	N/A			N/A	LVC MOS25	UP	12	FAST	OFF	OFF	0.000
11	TriState Port Q_1	N/A			N/A	LVC MOS25	UP	12	FAST	OFF	OFF	0.000
12	TriState Port Q_2	N/A			N/A	LVC MOS25	UP	12	FAST	OFF	OFF	0.000

Users can create a VREF pin using the Spreadsheet View as shown in Figure 8-5 and then assign VREF for a bank using the VREF Column in the Ports Assignment Tab of the Spreadsheet View as show in Figure 8-6. See the Diamond online help for a more detailed description of this setting.

Figure 8-5. Creating a VREF in Spreadsheet View

Create New VREF

VREF Name:

SITE:

Pin	Pad Name	Bank
L6	PL34B	7
P5	PL52A	6
P6	PL52B	6
U21	PR52B	3
T20	PR52A	3
N21	PR34B	2
M22	PR34A	2
G19	PT136B	1

Buttons: Add, Cancel, Help

Figure 8-6. Assigning VREF for an Input Port in Spreadsheet View

	Type	Name	Group by	Pin	Bank	Vref	IO_TYPE	PULLMODE	DRIVE	SLEWRATE	PCICLAMP	OPENDRAIN
1	All Ports		N/A	N/A	N/A	N/A	LVCMOS25	UP	N/A	FAST	OFF	OFF
2	Input Port	Dir	N/A			N/A	LVCMOS25	UP	NA	FAST	OFF	OFF
3	Clock Input	Clk	N/A			N/A	LVCMOS25	UP	NA	FAST	OFF	OFF
4	Input Port	Clr	N/A			VREF1.L5	SSTL18_J	NONE	NA	FAST	OFF	OFF
5	Input Port	OE	N/A			N/A	LVCMOS25	UP	NA	FAST	OFF	OFF

Port Assignments | Pin Assignments | Clock Resource | Route Priority | Cell Mapping | Global Preferences | Timing Preferences | Group | Misc Preferences