iCE40 I2C and SPI Hardened IP User Guide

Technical Note

FPGA-TN-02010-1.8

October 2022
Disclaimers
Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults and associated risk the responsibility entirely of the Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer’s responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice’s product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.
Contents

1. Introduction ........................................................................................................................................ 5

2. I2C IP Core Overview .......................................................................................................................... 6
   2.1. Key Features for iCE40LM, iCE40 Ultra, and iCE40 UltraPlus .................................................. 6
   2.2. Key Features for iCE40 Ultra Lite ............................................................................................... 6

3. I2C Usage with Module Generation ..................................................................................................... 7
   3.1. General Call Enable ....................................................................................................................... 8
   3.2. Wakeup Enable ............................................................................................................................... 8
   3.3. Master Clock (Desired) .................................................................................................................. 8
   3.4. Master Clock (Actual) .................................................................................................................... 8
   3.5. I2C Addressing ............................................................................................................................... 8
   3.5.1. FIFO Mode CLK Stretch Enable ............................................................................................... 8

3.6. Interrupts ........................................................................................................................................ 8
   3.6.1. Arbitration Lost Interrupts ......................................................................................................... 9
   3.6.2. TX/RX Ready ............................................................................................................................. 9
   3.6.3. Overrun or NACK ....................................................................................................................... 9
   3.6.4. General Call Interrupts ............................................................................................................... 9
   3.7. FIFO Interrupts ............................................................................................................................. 9
   3.7.1. General Call .............................................................................................................................. 9
   3.7.2. Receive NACK ........................................................................................................................... 9
   3.7.3. Mater Read Complete .............................................................................................................. 9
   3.7.4. Arbitration Lost Interrupts ....................................................................................................... 9
   3.7.5. TX FIFO SYNC ....................................................................................................................... 9
   3.7.6. TX FIFO Underflow ................................................................................................................. 10
   3.7.7. TX FIFO Overflow .................................................................................................................... 10
   3.8. Include I/O Buffers ....................................................................................................................... 10

4. SB_I2C Hard IP Macro Ports and Wrapper Connections ....................................................................... 11

5. I2C Use Case ..................................................................................................................................... 13

6. SPI IP Core Overview ......................................................................................................................... 14
   6.1. Key Features .................................................................................................................................. 14

7. SPI Usage with Module Generation ..................................................................................................... 15
   7.1. SPI Mode (Enable Slave Interface) ............................................................................................... 15
   7.2. SPI Mode (Enable Master Interface) ............................................................................................ 15
   7.3. Master Clock Rate (Desired) ......................................................................................................... 15
   7.4. Master Clock Rate (Actual) .......................................................................................................... 16
   7.5. LSB First ........................................................................................................................................ 16
   7.6. Inverted Clock ............................................................................................................................... 16
   7.7. Phase Adjust .................................................................................................................................. 16
   7.8. Slave Handshake Mode .................................................................................................................. 16
   7.9. Master Chip Selects ....................................................................................................................... 16
   7.10. SPI Controller Interrupts .......................................................................................................... 17
       7.10.1. TX Ready ............................................................................................................................ 17
       7.10.2. RX Ready ........................................................................................................................... 17
       7.10.3. TX Overrun .......................................................................................................................... 17
       7.10.4. RX Overrun .......................................................................................................................... 17
   7.11. Wakeup Enable ............................................................................................................................ 17
   7.12. Include I/O Buffers ..................................................................................................................... 17

8. SB_SPI Hard IP Macro Ports and Wrapper Connections ...................................................................... 19
9. iCE40LM, iCE40 Ultra, and iCE40 UltraPlus SPI Use Case ............................................................................................................. 20
10. Module Generator ......................................................................................................................................................................................... 22
   10.1. Key Features ......................................................................................................................................................................................... 22
       10.1.1. Enable Left I²C ........................................................................................................................................................................... 23
       10.1.2. Enable Right I²C ........................................................................................................................................................................... 23
       10.1.3. Enable Left SPI ........................................................................................................................................................................... 23
       10.1.4. Enable Right SPI ........................................................................................................................................................................... 23
       10.1.5. System Clock ................................................................................................................................................................................ 23
       10.1.6. Configuration Clock Source ............................................................................................................................................................. 23
Technical Support Assistance ................................................................................................................................................................................. 24
Revision History ..................................................................................................................................................................................................... 25

Figures

Figure 1.1. IP Block Diagram for iCE40LM, iCE40 Ultra, and ICE40 UltraPlus ............................................................................................. 5
Figure 1.2. IP Block Diagram for iCE40 UltraLite .............................................................................................................................................. 5
Figure 3.1. I²C Module GUI for iCE40LM, ICE40 Ultra, and ICE40 UltraPlus ............................................................................................... 7
Figure 3.2. I²C Module GUI for iCE40 UltraLite .............................................................................................................................................. 7
Figure 3.3. I²C I/O Buffers ............................................................................................................................................................................... 10
Figure 3.4. I²C I/O Connections .................................................................................................................................................................... 10
Figure 5.1. I²C Circuit ....................................................................................................................................................................................... 13
Figure 7.1. SPI Module GUI for iCE40LM, ICE40 Ultra, and ICE40 UltraPlus ............................................................................................ 15
Figure 7.2. SPI I/O Buffers included ......................................................................................................................................................... 17
Figure 7.3. SPI I/O Buffers included ......................................................................................................................................................... 18
Figure 9.1. External Master SPI Device Accessing the Slave User SPI ........................................................................................................ 20
Figure 9.2. iCE40LM, iCE40 Ultra, and iCE40 UltraPlus User SPI Master Accessing One or Multiple External Slave SPI Devices ........................................................................................................................................ 21
Figure 10.1. Soft IP Block Diagram .............................................................................................................................................................. 22
Figure 10.2. Module Generator ................................................................................................................................................................. 23

Tables

Table 4.1. Pins for the Hard I²C IP for iCE40LM, iCE40 Ultra, and iCE40 UltraPlus .................................................................................. 11
Table 4.2. Pins for the Hard I²C IP for iCE40 UltraLite ....................................................................................................................................... 12
Table 8.1. Pins for the Hard SPI IP ............................................................................................................................................................. 19
1. Introduction

The iCE40™ family of devices is an ultra-low power FPGA and sensor manager designed for ultra-low power mobile applications, such as smartphones, tablets, and hand-held devices. The iCE40LM, iCE40 Ultra™, and iCE40 UltraPlus™ include integrated SPI and I2C blocks, whereas iCE40 UltraLite™ has an I2C block only, so they can interface with virtually all mobile sensors and application processors.

The key components available for iCE40LM, iCE40 Ultra, and iCE40 UltraPlus:
- Two I2C IP cores are located at the upper left corner and upper right corner of the chip
- Two SPI IP cores are located at the lower left corner and lower right corner of the chip

The key components available for iCE40 UltraLite:
- Two I2C IP cores are located at the lower left corner and lower right corner of the chip

Each device uses a System Bus to connect its Hard IP to the fabric. The device does not preload the Hard IP registers during configuration, thus, a soft IP is required. Using Module Generator to generate the IP is recommended because the Module Generator generates the corresponding soft IP as well. Refer to section 10. Module Generator for details.

![Figure 1.1. IP Block Diagram for iCE40LM, iCE40 Ultra, and ICE40 UltraPlus](image1)

![Figure 1.2. IP Block Diagram for iCE40 UltraLite](image2)
2. **I²C IP Core Overview**

The I²C hard IP provides an industry-standard two-pin communication interface that conforms to V2.1 of the I²C bus specification. It can be configured as either master or slave port. In master mode, it supports configurable data transfer rates and performs arbitration detection to allow it to operate in multi-master systems. It supports:

- Clock stretching in both master and slave modes with enable/disable capability
- Both 7 bits and 10 bits addressing in slave mode with a configurable slave address
- General call address detection in both master and slave modes
- Interrupt logic for easy communication with the host

It also provides configurable digital delay at SDA output for reliably generating start/stop conditions.

2.1. **Key Features for iCE40LM, iCE40 Ultra, and iCE40 UltraPlus**

- Configurable Master and Slave mode
- Support for 7-bit or 10-bit configurable Slave Address
- Multi-master Arbitration support
- Clock stretching to ensure data setup time
- Up to 400 kHz Data Transfer Speed; also support 100 kHz and 50 kHz modes
- General Call Support
- Master clock source from System Bus clock
- Communication with custom logic through an 8-bit wide data bus
- Programmable 5 MSB bits for 7 bits Slave Address or 8 MSB bits for 10 bits Slave Address for user logic Slave I²C port.
- The I²C port and all System Bus addressable registers are reset upon Power On Reset (POR)
- 30 ns analog delay required at SDA input for reliable START, STOP condition detection
- Interface to customer logic through the System Bus Interface

2.2. **Key Features for iCE40 Ultra Lite**

- Configurable Master and Slave mode
- Support for 7-bit or 10-bit configurable Slave Address
- Multi-master Arbitration support
- Clock stretching to ensure data setup time
- Up to 1000 kHz Data Transfer Speed, also supports 400 kHz, 100 kHz, and 50 kHz modes
- General Call Support
- Optional delaying input or output data, or both
- Optional FIFO mode
- Transmit FIFO size is 10 bits x 16 bytes, receive FIFO size is 10 bits x 32 bytes
3. **I²C Usage with Module Generation**

The Module generator is the recommended flow for using the I²C Hard IP block. Please see section 10. **Module Generator** for more information.

When the I²C portion of the Hard IP block is disabled, all settings on the I²C tab shall be disabled.

![I²C Module GUI for iCE40LM, iCE40 Ultra, and iCE40 UltraPlus](image1)

Figure 3.1. I²C Module GUI for iCE40LM, iCE40 Ultra, and iCE40 UltraPlus

![I²C Module GUI for iCE40 UltraLite](image2)

Figure 3.2. I²C Module GUI for iCE40 UltraLite
3.1. General Call Enable
This setting enables the I²C General Call response (addresses all devices on the bus using the I²C address 0) in Slave mode. This setting can be modified dynamically by enabling the GCEN bit in the I²C Control Register I2CCR1.

3.2. Wakeup Enable
Turns on the I²C wakeup on an address match. Enables the Wakeup port. The WKUPEN bit in the I2CCR1 can be modified dynamically allowing the Wake-Up function to be enabled or disabled.

3.3. Master Clock ( Desired)
This edit box allows the user to specify a desired master clock frequency. A calculation is then made to determine a divider value to generate a clock close to this value from the input clock. The frequency of the input System Bus clock is specified on the main/general tab. The divider value is rounded to the nearest integer after dividing the input System Bus clock by the value entered in this field.

3.4. Master Clock ( Actual)
Since it is not always possible to divide the input System Bus clock to the exact value requested by the user, the actual value is returned in this read-only field. When both the desired I²C clock and System Bus clock fields contain valid data and either is updated, the Master Clock field returns the value (FREQ_SB / L2C_CLK_DIVIDER), rounded to an integer as shown in the example below. FREQ_SB is the System Bus Clock Frequency customer enters in the Module Generator. I2C_CLK_DIVIDER is a factor that is calculated as in the example below:

Master Clock Calculation Example:
1. Divider = I2C_CLK_DIVIDER = FREQ_SB / I2C_CLK_FREQ
2. Master Clock (Actual) = FREQ_SB / DividerInteger
   a. Divider = I2C_CLK_DIVIDER = FREQ_SB / I2C_BUS_PERF
      Divider = 42500 / 400 = 106.25
      Therefore ROUND DividerInteger = 106
   b. Master Clock (Actual) = FREQ_SB / DividerInteger
      Actual frequency = 42500 / 106 = 400.9 kHz

In this example, if the user sees that an I2C_CLK_FREQ of 400 kHz cannot be generated, the user may choose to use the actual value or change the System Bus Clock. For this reason, the user needs to enter a frequency and the actual frequency is displayed. This value may then be adjusted if desired.

3.5. I²C Addressing
This option allows the user to set 7-bit or 10-bit addressing and define the Hard I²C address.

3.5.1. FIFO Mode CLK Stretch Enable
Used in FIFO mode only. To ensure data setup time. If disabled, then overflow and underflow error flags must be monitored.

3.6. Interrupts
When any of the interrupts are enabled, the I²C port is also enabled.
3.6.1. Arbitration Lost Interrupts
An interrupt indicates I2C lost arbitration. This interrupt is a bit IRQARBL of the register I2CIRQ. When enabled, it indicates that ARBL is asserted. Writing a ‘1’ to this bit clears the interruption. This option can be changed dynamically by modifying the bit IRQARBLEN in the register I2CIRQEN.

3.6.2. TX/RX Ready
An interrupt indicates that the I2C transmit data register (I2CTXDR) is empty or that the receive data register (I2CRXDR) is full. The interrupt bit is IRQTRRDY of the register I2CIRQ. When enabled, it indicates that TRRDY is asserted. Writing a ‘1’ to this bit clears the interruption. This option can be changed dynamically by modifying the bit IRQTRRDYEN in the register I2CIRQEN.

3.6.3. Overrun or NACK
An interrupt indicates that the I2CRXDR received new data before the previous data. The interrupt is a bit IRQROE of the register I2CIRQ. When enabled, it indicates that ROE is asserted. Writing a ‘1’ to this bit clears the interruption. This option can be changed dynamically by modifying the bit IRQROEEN in the register I2CIRQEN.

3.6.4. General Call Interrupts
An interrupt indicates that a general call occurs. The interrupt is a bit IRQHGC of the register I2CIRQ. When enabled, it indicates that ROE is asserted. Writing a ‘1’ to this bit clears the interruption. This option can be changed dynamically by modifying the bit IRQHGCEN in the register I2CIRQEN.

3.7. FIFO Interrupts

3.7.1. General Call
An interrupt indicates that a general call occurs. The interrupt is a bit IRQHGC of I2CFIFOIRQ. This bit can be changed by modifying the bit IRQHGCEN in the register I2CFIFOIRQEN.

3.7.2. Receive NACK
An interrupt indicates that a NACK is received. This is bit IRQRNACK of register I2CFIFOIRQ. This bit can be changed by modifying the bit IRQRNACKEN in register I2CFIFOIRQEN.

3.7.3. Mater Read Complete
A transaction is considered complete when 1) the specified number of data bytes from the slave is received in the RX FIFO, or 2) the Master terminates the read transaction before the specified number of data bytes received. This is bit IRQMRDCMPL of register I2CFIFOIRQ. This bit can be changed by modifying the bit IRQMRDCMPLen in register I2CFIFOIRQEN.

3.7.4. Arbitration Lost Interrupts
An interrupt indicates I2C lost arbitration. This interrupt is a bit IRQARBL of the register I2CFIFOIRQ. When enabled, it indicates that ARBL is asserted. Writing a 1 to this bit clears the interruption. This option can be changed dynamically by modifying the bit IRQARBLEN in the register I2CFIFOIRQEN.

3.7.5. TX FIFO SYNC
An interrupt indicates I2C TXFIFO Synchronization Error. A synchronization error happens when there are back-to-back commands in the FIFO. The previous command is overwritten. This interrupt is bit IRQTXSERR of register I2CFIFOIRQ. This option can be changed dynamically by modifying the bit IRQTXSERREN in the register I2CFIFOIRQEN.
3.7.6. TX FIFO Underflow
FIFO TX underflow interrupt. mutually exclusive with the clock stretching function. This interrupt is a bit IRQTXUNDERF of register I2CFIFOIRQ. This option can be changed dynamically by modifying the bit IRQTXUNDERFEN in the register I2CFIFOIRQEN.

3.7.7. TX FIFO Overflow
FIFO RX overflow interrupt. mutually exclusive with the clock stretching function. This interrupt is a bit IRQRXOVERF of register I2CFIFOIRQ. This option can be changed dynamically by modifying the bit IRQRXOVERFEN in the register I2CFIFOIRQEN.

3.8. Include I/O Buffers
Includes buffers for the I^2C pins.

![Figure 3.3. I^2C I/O Buffers](image)

![Figure 3.4. I^2C I/O Connections](image)
4. SB_I2C Hard IP Macro Ports and Wrapper Connections

When the I2C Hard IP is enabled, the necessary signals are included in the generated module.

Table 4.1. Pins for the Hard I2C IP for iCE40LM, iCE40 Ultra, and iCE40 UltraPlus

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBCLKi</td>
<td>I</td>
<td>System clock input</td>
</tr>
<tr>
<td>SBWRi</td>
<td>I</td>
<td>System Read/Write input. R=0, W=1</td>
</tr>
<tr>
<td>SBSTBi</td>
<td>I</td>
<td>System Strobe Signal</td>
</tr>
<tr>
<td>SBADRI[7:0]</td>
<td>I</td>
<td>System Bus Control Registers Address</td>
</tr>
<tr>
<td>SBDATi[7:0]</td>
<td>I</td>
<td>System Data Input</td>
</tr>
<tr>
<td>SBDATo[7:0]</td>
<td>O</td>
<td>System Data Output</td>
</tr>
<tr>
<td>SBACKo</td>
<td>O</td>
<td>System Acknowledgement</td>
</tr>
<tr>
<td>I2CPIRQ</td>
<td>O</td>
<td>Interrupt request output signal of the I2C core – The intended use of this</td>
</tr>
<tr>
<td></td>
<td></td>
<td>signal is for it to be connected to a Master controller (such as a microcontroller</td>
</tr>
<tr>
<td></td>
<td></td>
<td>or state machine) and request an interrupt when a specific condition is met.</td>
</tr>
<tr>
<td>I2CPWKUP</td>
<td>O</td>
<td>Wake-up signal – The signal is enabled only if the Wakeup Enable feature is</td>
</tr>
<tr>
<td></td>
<td></td>
<td>set.</td>
</tr>
<tr>
<td>I2Cx_SCL*</td>
<td>Bi-directional</td>
<td>Open drain clock line of the I2C core – The signal is an output if the I2C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>core is performing a Master operation. The signal is an input for Slave</td>
</tr>
<tr>
<td></td>
<td></td>
<td>operations. This signal can use a dedicated I/O pin.</td>
</tr>
<tr>
<td>I2Cx_SDA1</td>
<td>Bi-directional</td>
<td>Open drain data line of the I2C core – The signal is an output when data is</td>
</tr>
<tr>
<td></td>
<td></td>
<td>transmitted from the I2C core. The signal is an input when data is received</td>
</tr>
<tr>
<td></td>
<td></td>
<td>into the I2C core. This signal can use a dedicated I/O pin.</td>
</tr>
</tbody>
</table>

*Note: x indicates the I2C: x=1 for the left I2C; x=2 for the right I2C.
Table 4.2. Pins for the Hard I²C IP for iCE40 UltraLite

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBCSi</td>
<td>I</td>
<td>This chip select signal activates the IP to allow the system bus or fabric interface to communicate with the IP.</td>
</tr>
<tr>
<td>SBCLKi</td>
<td>I</td>
<td>System clock input</td>
</tr>
<tr>
<td>SBWRi</td>
<td>I</td>
<td>System Read/Write input. R=0, W=1</td>
</tr>
<tr>
<td>SBSTBi</td>
<td>I</td>
<td>System Strobe Signal. When asserted, indicates that the slave component is selected.</td>
</tr>
<tr>
<td>SBADRi[3:0]</td>
<td>I</td>
<td>System Bus Control Registers Address</td>
</tr>
<tr>
<td>SBDATi[9:0]</td>
<td>I</td>
<td>System Data Input [7:0] for register mode; [9:0] for FIFO mode</td>
</tr>
<tr>
<td>SBDATo[9:0]</td>
<td>O</td>
<td>System Data Output [7:0] for register mode; [9:0] for FIFO mode</td>
</tr>
<tr>
<td>SBACKo</td>
<td>O</td>
<td>System Acknowledgement</td>
</tr>
<tr>
<td>SBSRWo</td>
<td>O</td>
<td>Slave read/write signal. A “1” indicates a slave transmitting (external master receiving). A “0” means slave receiving (external master transmitting).</td>
</tr>
<tr>
<td>I2CIRQ</td>
<td>O</td>
<td>Interrupt request output signal of the I²C core – The intended use of this signal is for it to be connected to a Master controller (such as a microcontroller or state machine) and request an interrupt when a specific condition is met.</td>
</tr>
<tr>
<td>I2CPWKUP</td>
<td>O</td>
<td>Wake-up signal – The signal is enabled only if the Wakeup Enable feature is set.</td>
</tr>
<tr>
<td>FIFO_RST</td>
<td>I</td>
<td>Reset for the FIFO logic</td>
</tr>
<tr>
<td>TXFIFO_AE</td>
<td>O</td>
<td>TXFIFO almost empty status signal coming from TXFIFO, indicating user-defined almost empty threshold value is reached.</td>
</tr>
<tr>
<td>TXFIFO_E</td>
<td>O</td>
<td>TXFIFO empty signal coming from TXFIFO</td>
</tr>
<tr>
<td>TXFIFO_F</td>
<td>O</td>
<td>TXFIFO full signal</td>
</tr>
<tr>
<td>RXFIFO_E</td>
<td>O</td>
<td>RXFIFO is empty. It can be served as an active low DATA RDY signal.</td>
</tr>
<tr>
<td>RXFIFO_AF</td>
<td>O</td>
<td>RXFIFO almost full signal, indicating user-defined almost full threshold value is reached.</td>
</tr>
<tr>
<td>RXFIFO_F</td>
<td>O</td>
<td>RXFIFO full signal</td>
</tr>
<tr>
<td>MRDCMPL</td>
<td>O</td>
<td>Master Read Complete – This is only valid for Master Read Mode. A transaction is considered complete when 1) the specified number of data bytes from the slave is received in the RX FIFO; or 2) the Master terminates the read transaction before the specified number of data bytes received.</td>
</tr>
<tr>
<td>I2Cx_SCL*</td>
<td>Bi-directional</td>
<td>Open drain clock line of the I²C core – The signal is output if the I²C core is performing a Master operation. The signal can use a dedicated I/O pin.</td>
</tr>
<tr>
<td>I2Cx_SDA*</td>
<td>Bi-directional</td>
<td>Open drain data line of the I²C core – The signal is an input when data is transmitted from the I²C core. The signal can use a dedicated I/O pin.</td>
</tr>
</tbody>
</table>

*Note: x indicates the I²C: x=1 for the left I²C; x=2 for the right I²C.
5. I2C Use Case

Figure 5.1 describes the I2C use case.

1. Master iCE40 I2C Accessing Slave External I2C Devices
   a. A System Bus Master is implemented in the iCE40 logic.
   b. I2C devices 1, 2, and 3 are all Slave devices.
   c. The Master performs bus transactions to the left I2C controller to access external Slave I2C Device 1 on Bus A.
   d. The Master performs bus transactions to the right I2C controller to access the external Slave I2C Devices number 2 or 3 on Bus B.

2. External Master I2C Device Accessing Slave iCE40 I2C
   a. The I2C devices 1, 2, and 3 are I2C Master devices.
   b. The external master I2C Device 1 on Bus A performs I2C memory cycles to access the left I2C controller using address yyyxxxxx01.
   c. The external master I2C Device 2 or 3 on Bus B performs I2C memory cycles to access the right I2C User with the address yyyxxxxx10.
   d. A Master in the iCE40 fabric must manage data reception and transmission. The Master can use interrupts or polling techniques to manage data transfer and prevent data overrun conditions.

![I2C Circuit Diagram]

Figure 5.1. I2C Circuit
6. SPI IP Core Overview

The SPI hard IP provides an industry-standard four-pin communication interface with 8 bit wide System Bus to communicate with System Host. It could be configured as a Master or Slave SPI port with a separate Chip Select Pin. In master mode, it provides a programmable baud rate and supports CS HOLD capability for multiple transfers. It provides a variety of status flags, such as the Mode Fault Error flag, Transmits/Receive status flag, etc. for easy communication with the system host.

6.1. Key Features

Configurable Master and slave mode

- Full-Duplex data transfer
- Mode fault error flag with CPU interrupt capability
- Double-buffered data register
- Serial clock with programmable polarity and phase
- LSB First or MSB First Data Transfer
- Communicate with custom logic through 8 bit wide System Bus
- Maximum 4 Slave select output could be routed to any I/O through the fabric for Master mode
- Slave chip select pin could be routed to any I/O through the fabric for custom logic
- Clock source for Master clock (MCLK) generation comes from the System Bus clock
- Optionally send out status byte to inform remote SPI master the slave receiving register status during slave write.
- Optionally enable the Slow Response Mode for slave SPI read, which automatically deploys the Lattice-specific protocol to resolve the issue caused by the slow initial response of the System host at a high SPI clock rate.
- The SPI port and all System Bus addressable registers are reset upon Power On Reset (POR)
- Interface to customer logic through the System Bus Interface
7. SPI Usage with Module Generation

The Module generator is the recommended flow for using the SPI Hard IP block. See the Module Generator section for more information.

When the SPI portion of the Hard IP block is disabled, all settings on the SPI tab shall be disabled.

7.1. SPI Mode (Enable Slave Interface)

This option allows the user to enable the Slave Mode interface for the initial state of the SPI block. By default, the Slave Mode interface is enabled. Options and ports that apply to only one mode are disabled when the other is chosen.

7.2. SPI Mode (Enable Master Interface)

This option allows the user to enable the Master Mode interface for the initial state of the SPI block. This option can be updated dynamically by modifying the MSTR bit of the register SPICR2. Options and ports that apply to only one mode are disabled when the other is chosen.

7.3. Master Clock Rate ( Desired )

("Enable Master Interface” only) This edit box allows the user to specify a desired master clock frequency. A calculation is then made to determine a divider value to generate a clock close to this value from the input clock. The frequency of the input System Bus clock is specified on the main/general tab. The divider value is rounded to the nearest integer after dividing the input System Bus clock by the value entered in this field.
7.4. Master Clock Rate (Actual)

(“Enable Master Interface” only) Since it is not always possible to divide the input System Bus clock exactly to that requested by the user, the actual value is returned in this read-only field. When both the desired SPI clock and System Bus clock fields have valid data and are updated, this field returns the value (FREQ_SB/SPI_CLK_DIVIDER), rounded to two decimal places as shown in the example below. FREQ_SB is the System Bus Clock Frequency that the customer enters in the Module Generator. SPI_CLK_DIVIDER is a factor to be calculated, which is also shown in the example below.

Master Clock Calculation Example:
1. Divider = SPI_CLK_DIVIDER = FREQ_SB / SPI_CLK_FREQ
2. Master Clock (Actual) = FREQ_SB / DividerInteger

For example: FREQ_SB = 66 MHz, SPI_CLK_FREQ = 25 MHZ
   a. Divider = SPI_CLK_DIVIDER = FREQ_SB / SPI_CLK_FREQ
      Divider = 66 / 25 = 2.64
      Therefore ROUND DividerInteger = 3
   b. Master Clock (Actual) = FREQ_SB / DividerInteger
      Actual frequency = 66 / 3 = 22 MHz

In this example, if the user sees that a SPI_CLK_FREQ of 25 MHz cannot be generated, the user may choose to use the actual value or change the System Bus Clock. For this reason, the user needs to enter a frequency and the actual frequency is displayed. This value may then be adjusted if desired.

7.5. LSB First

This setting specifies the order of the serial shift of a byte of data. The data order (MSB or LSB first) is programmable within the SPI core. This option can be updated dynamically by modifying the LSBF bit in the register SPICR2.

7.6. Inverted Clock

The inverts the clock polarity used to sample and output data is programmable for the SPI core. When selected the edge changes from the rising to the falling clock edge. This option can be updated dynamically by accessing the CPOL bit of register SPICR2.

7.7. Phase Adjust

An alternate clock-data relationship is available for SPI devices with particular requirements. This option allows the user to specify a phase change to match the application. This option can be updated dynamically by accessing the CPHA bit in the register SPICR2.

7.8. Slave Handshake Mode

Enables Lattice proprietary extension to the SPI protocol. For use when the internal support circuit (e.g. WISHBONE host) cannot respond with initial data within the time required, and to make the Slave read out data predictably available at high SPI clock rates. This option can be updated dynamically by accessing the SDBRE bit in the register SPICR2.

7.9. Master Chip Selects

(“Enable Master Interface” only) The core can provide up to 4 individual chip-select outputs for master operation. This field allows the user to prevent extra chip selects from being brought out of the core. This option can be updated dynamically by modifying the register SPICSR.
7.10. SPI Controller Interrupts

7.10.1. TX Ready
An interrupt that indicates the SPI transmit data register (SPITXDR) is empty. The interrupt bit is IRQTRDY of the register SPIIRQ. When enabled, indicates TRDY was asserted. Write a ‘1’ to this bit to clear the interruption. This option can be changed dynamically by modifying the bit IRQTRDYEN in the register SPIIRQEN.

7.10.2. RX Ready
An interrupt that indicates the receive data register (SPIRXDR) contains valid receive data. The interrupt is a bit IRQRRDY of the register SPIIRQ. When enabled, indicates RRDY was asserted. Write a ‘1’ to this bit to clear the interruption. This option can be changed dynamically by modifying the bit IRQRRDYEN in the register SPICSR.

7.10.3. TX Overrun
An interrupt that indicates the Slave SPI chip select (SPI_SCSN) was driven low while a SPI Master. The interrupt is a bit IRQMDF of the register SPIIRQ. When enabled, indicates MDF (Mode Fault) was asserted. Write a ‘1’ to this bit to clear the interruption. This option can be changed dynamically by modifying the bit IRQMDFEN in the register SPIIRQEN.

7.10.4. RX Overrun
An interrupt which indicates SPIRXDR received new data before the previous data. The interrupt is a bit IRQROE of the register SPIIRQ. When enabled, indicates ROE was asserted. Write a ‘1’ to this bit to clear the interruption. This option can be changed dynamically by modifying the bit IRQROEEN in the register SPIIRQEN.

7.11. Wakeup Enable
The core can optionally provide a wakeup signal to the device to resume from low power mode. This option can be updated dynamically by modifying the bit WKUPEN_USER in the register SPICR1.

7.12. Include I/O Buffers
Includes buffers for the SPI pins.
Figure 7.3. SPI I/O Buffers included
8. SB_SPI Hard IP Macro Ports and Wrapper Connections

When the SPI Hard IP is enabled, the necessary signals are included in the generated module.

Table 8.1. Pins for the Hard SPI IP

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBCLKi</td>
<td>I</td>
<td>System clock input</td>
</tr>
<tr>
<td>SBWRi</td>
<td>O</td>
<td>System Read/Write input. R=0, W=1</td>
</tr>
<tr>
<td>SBSTBi</td>
<td>O</td>
<td>System Strobe Signal</td>
</tr>
<tr>
<td>SBADRI[7:0]</td>
<td>I</td>
<td>System Bus Control Registers Address</td>
</tr>
<tr>
<td>SBDATi[7:0]</td>
<td>I</td>
<td>System Data Input</td>
</tr>
<tr>
<td>SBDATO[7:0]</td>
<td>O</td>
<td>System Data Output</td>
</tr>
<tr>
<td>SBACKo</td>
<td>O</td>
<td>System Acknowledgement</td>
</tr>
<tr>
<td>SPIPIRQ</td>
<td>O</td>
<td>Interrupt request output signal of the I2C core – The intended use of this signal is for it to be connected to a Master controller (i.e. a microcontroller or state machine) and request an interrupt when a specific condition is met.</td>
</tr>
<tr>
<td>SPIPKUP</td>
<td>O</td>
<td>Wake-up signal – The signal is enabled only if the Wakeup Enable feature is set.</td>
</tr>
<tr>
<td>SPx_SCK*</td>
<td>Bi-directional</td>
<td>The signal is output if the SPI core is in Master mode (MCLK). The signal is an input if the SPI core is in Slave mode (CCLK). This signal can use the dedicated I/O or any other I/O.</td>
</tr>
<tr>
<td>SPx_MOSI*</td>
<td>Bi-directional</td>
<td>The signal is output if the SPI core is in Master mode (SISPI). The signal is an input if the SPI core is in Slave mode (SI). This signal can use the dedicated I/O or any other I/O.</td>
</tr>
<tr>
<td>SPx_MISO*</td>
<td>Bi-directional</td>
<td>The signal is an input if the SPI core is in Master mode (SPISO). The signal is output if the SPI core is in Slave mode (SO). This signal can use the dedicated I/O or any other I/O.</td>
</tr>
<tr>
<td>SPx_SCSN*</td>
<td>I</td>
<td>User Slave Chip Select (Active Low). An external SPI Master controller asserts this signal to transfer data to/from the SPI Controllers Transmit Data/Receive Data registers. This signal can use the dedicated I/O or any other I/O. The dedicated pin is shared with SPI_MCSN[0].</td>
</tr>
<tr>
<td>SPx_MCSN[3:0]*</td>
<td>O</td>
<td>Master Chip Select (Active Low). Up to 4 independent slave SPI devices can be accessed using the SPI Controller when it is in Master SPI mode. This signal can use any other I/O but the SPx_MCSN[0] should use only the dedicated I/O.</td>
</tr>
</tbody>
</table>

*Note: x indicates the SPI: x=1 for the left SPI; x=2 for the right SPI.
9. iCE40LM, iCE40 Ultra, and iCE40 UltraPlus SPI Use Case

Figure 9.1 and Figure 9.2 describe the SPI use case.

1. External Master SPI Device Accessing the Slave iCE40LM, iCE40 Ultra, and iCE40 UltraPlus User SPI
   a. The External Master SPI can be connected to the dedicated pins if the Pin Constraints Editor is used to set them accordingly. They can also be connected to any other GPIO.
   b. A Master controller is implemented in the general-purpose logic array. The master controller monitors the availability to transmit or receive data by polling the SPI status registers, or by responding to interrupts generated by the SPI Controller.

   ![Figure 9.1. External Master SPI Device Accessing the Slave User SPI](image)

2. iCE40LM, iCE40 Ultra, and iCE40 UltraPlus user SPI Master accessing one or multiple External Slave SPI devices
   a. The iCE40LM, iCE40 Ultra, and iCE40 UltraPlus Master are connected to External SPI Slave devices. The Chip Selects are configured as follows:
      i. The iCE40LM, iCE40 Ultra, and iCE40 UltraPlus SPI Master Chip Select spi_mcsn[0] is placed on the dedicated CSSPIN and connected to the External Slave Chip Select.
      ii. The iCE40LM, iCE40 Ultra, and iCE40 UltraPlus SPI Master Chip Select spi_mcsn[1] is placed on any I/O and connected to another External Slave Chip Select.
      iii. Up to 4 External Slave SPIS can be connected using spi_mcsn[3:0].
   b. A Master controller is implemented in the iCE40LM, iCE40 Ultra, and iCE40 UltraPlus general logic. It controls transfers to the slave SPI devices. It can use a polling method, or it can use SPI Controller interrupts to manage the transfer and reception of data.
Figure 9.2. iCE40LM, iCE40 Ultra, and iCE40 UltraPlus User SPI Master Accessing One or Multiple External Slave SPI Devices
10. Module Generator

The iCE40LM, iCE40 Ultra, and iCE40 UltraPlus use a System Bus to connect their Hard IP to the fabric. The System bus is connected to two SPI and two I\textsuperscript{2}C Hard IP. The iCE40LM, iCE40 Ultra, and iCE40 UltraPlus devices do not preload the Hard IP registers during configuration, so a soft IP is required.

10.1. Key Features

- **Module Generator** generates the Soft IP which is a wrapper around the Hard IP.
- Soft IP releases the System Bus after the Hard IP are configured.
- The Register File is [9:256].
  - The address size is 256 bits which encompasses all addresses of the Hard IP.
  - The data size is 9 bits with the format [W, Register Data]. When W=1 the state machine writes the corresponding Hard IP address with data.

See Advanced iCE40 I\textsuperscript{2}C and SPI Hardened IP Usage Guide (FPGA-TN-02011) for more information.

![Diagram](image)

**Figure 10.1. Soft IP Block Diagram**

Notes: Only SPI*\_MSCN[1:0] have dedicated pins

IPDONE = 1 when Hard IP Configuration is complete, IPDONE = 0 during configuration

Set IPLOAD = 1 and then wait for IPDONE = 1 before the IP can be fully utilized
10.1.1. Enable Left I\textsuperscript{2}C
This option allows the user to enable left I\textsuperscript{2}C on the I\textsuperscript{2}C Tab.

10.1.2. Enable Right I\textsuperscript{2}C
This option allows the user to enable the right I\textsuperscript{2}C on the I\textsuperscript{2}C Tab.

10.1.3. Enable Left SPI
This option allows the user to enable left SPI on the SPI Tab.

10.1.4. Enable Right SPI
This option allows the user to enable the right SPI on the SPI Tab.

10.1.5. System Clock
User setting which is used to set the divider settings of the I\textsuperscript{2}C and SPI.

10.1.6. Configuration Clock Source
The user selects to use the HSSG/SB_HFOSC or the CLKCONF (User provided clock). For details, refer to iCE40LM On-Chip Strobe Generator Usage Guide (FPGA-TN-02212) for HSSG and iCE40 Oscillator Usage Guide (FPGA-TN-02088) for SB_HFOSC.
Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.
# Revision History

## Revision 1.8, October 2022

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
</table>
| All | • Corrected typo errors.  
| | • Changed 'usage cases' to 'use case'.  
| | • Changed 'IPs' to 'IP'.  |
| SB_SPI Hard IP Macro Ports and Wrapper Connections | Revised the descriptions of the Pin Names SPx_SCK, SPx_MOSI, SPx_MISO, SPx_SCSN, and SPx_MCSN[3:0] to correct the connection information in Table 8.1. |
| iCE40LM, iCE40 Ultra, and iCE40 UltraPlus SPI Use Case | Revised step 1a to correct the connection information. |
| Module Generator | Revised notes to correct the dedicated pins and configuration information in Figure 10.1. |

## Revision 1.7, August 2020

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>SB_I2C Hard IP Macro Ports and Wrapper Connections</td>
<td>Changed pin direction of SBWRi and SBSTBi in Table 4.1. Pins for the Hard I2C IP for iCE40LM, iCE40 Ultra, and iCE40 UltraPlus.</td>
</tr>
</tbody>
</table>

## Revision 1.6, May 2020

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>Disclaimers</td>
<td>Added this section.</td>
</tr>
<tr>
<td>SB_I2C Hard IP Macro Ports and Wrapper Connections</td>
<td>Changed SBWRi and SBSTBi pin direction to Input in Table 4.2. Pins for the Hard I2C IP for iCE40 UltraLite.</td>
</tr>
</tbody>
</table>
| All | • Updated document number of the referenced technical note.  
| | • Updated format of revision history and back cover.  
| | • Minor adjustments in styles. |

## Revision 1.5, August 2017

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
</table>
| All | • Changed document number from TN1274 to FPGA-TN-02010.  
| | • Updated document template.  
| | • Updated document numbers of referenced technical notes. |
| Acronyms in This Documents | Added this section. |

## Revision 1.4, June 2016

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Added support for iCE40 UltraPlus.</td>
</tr>
</tbody>
</table>
| Disclaimers | Updated Introduction section.  
| | • Revised introductory paragraph and description of key components.  
| | • Revised figure caption to Figure 1.1. IP Block Diagram for iCE40LM, iCE40 Ultra, and iCE40 UltraPlus. |
| I2C IP Core Overview | Updated I2C IP Core Overview section. Revised heading to Key Features for iCE40LM, iCE40 Ultra, and iCE40 UltraPlus. |
| I2C Usage with Module Generation | Updated I2C Usage with Module Generation section.  
| | • Revised figure caption to Figure 3.1. I2C Module GUI for iCE40LM, iCE40 Ultra, and iCE40 UltraPlus.  
| | • Revised figure caption to Figure 3.2. I2C Module GUI for iCE40 UltraLite. |
| SB_I2C Hard IP Macro Ports and Wrapper Connections | Updated SB_I2C Hard IP Macro Ports and Wrapper Connections section.  
| | • Revised table caption to Table 4.1. Pins for the Hard I2C IP for iCE40LM, iCE40 Ultra, and iCE40 UltraPlus.  
<p>| | • Revised table caption to Table 4.2. Pins for the Hard I2C IP for iCE40UltraLite |</p>
<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPI Usage with Module Generation</td>
<td>Updated SPI Usage with Module Generation section.</td>
</tr>
<tr>
<td></td>
<td>• Revised figure caption to Figure 7.1. SPI Module GUI for iCE40LM, iCE40 Ultra, and iCE40 UltraPlus.</td>
</tr>
<tr>
<td>ICE40LM, iCE40 Ultra, and iCE40 UltraPlus SPI Use Case</td>
<td>Updated ICE40LM, ICE40 Ultra, and ICE40 UltraPlus SPI Use Case section.</td>
</tr>
<tr>
<td></td>
<td>• Revised section heading to include ICE40 UltraPlus.</td>
</tr>
<tr>
<td></td>
<td>• Revised use cases to include ICE40 UltraPlus.</td>
</tr>
<tr>
<td></td>
<td>• Added ICE40 UltraPlus to Figure 9.1. External Master SPI Device Accessing the Slave User SPI.</td>
</tr>
<tr>
<td></td>
<td>• Added ICE40 UltraPlus to Figure 9.2. iCE40LM, ICE40 Ultra and ICE40 UltraPlus User SPI Master Accessing One or Multiple External Slave SPI Devices</td>
</tr>
<tr>
<td>Module Generator</td>
<td>Updated Module Generator section. Added ICE40 UltraPlus to introductory paragraph and Key Features.</td>
</tr>
<tr>
<td>Technical Support Assistance</td>
<td>Updated Technical Support Assistance section.</td>
</tr>
</tbody>
</table>

### Revision 1.3, January 2015

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Added support for iCE40 UltraLite.</td>
</tr>
</tbody>
</table>

### Revision 1.2, June 2014

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>• Changed document title to iCE40 I2C and SPI Hardened IP Usage Guide.</td>
</tr>
<tr>
<td></td>
<td>• Added support for iCE40 Ultra.</td>
</tr>
</tbody>
</table>

### Revision 1.1, November 2013

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Changed hard IP pin names.</td>
</tr>
<tr>
<td>Module Generator</td>
<td>Updated screen captures of Module Generator user interface.</td>
</tr>
</tbody>
</table>

### Revision 1.0, October 2013

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>