











## 3.2. I2C Settings

This section describes the I2C Settings tab of Lattice FPGA Module – I2C window as shown in Figure 3.3.




Figure 3.3. I<sup>2</sup>C Settings

### 3.2.1. General Settings

#### 3.2.1.1. General Call Enable

Select this checkbox to enable I<sup>2</sup>C General Call response (addresses all devices on the bus using the I<sup>2</sup>C address 0) in Slave mode. This setting can be modified dynamically by enabling the GCEN bit in the I<sup>2</sup>C Control Register I2CCR1. Refer to [Advanced CrossLink I2C Hardened IP Reference Guide \(FPGA-TN-02020\)](#) for register descriptions.

#### 3.2.1.2. Include I/O Buffers

Select this checkbox to include buffers for the I<sup>2</sup>C pins. Note that I2C0 pins are hard routed through I/O buffer to the dedicated pins on the device. These buffers need to be included with I2C0.

Figure 3.4 and Figure 3.5 show the I2C I/O buffer and connections, respectively.




Figure 3.4. I<sup>2</sup>C I/O Buffer




Figure 3.5. I<sup>2</sup>C I/O Connections

### 3.2.1.3. SDA Input Delay

Select SDA Input Delay between 0 ns and 50 ns.

### 3.2.1.4. SDA Output Delay

Select SDA Output Delay between 0 ns and 350 ns.

## 3.2.2. Master Clock Rate

### 3.2.2.1. Master Clock Desired

In the Master Clock Desired field you can specify a desired Master clock frequency (in kHz). A calculation is then made to determine a divider value to generate a clock close to this value from the input clock. The frequency of the input System Bus clock is specified on the **Hard IP Enables** tab. The divider value is rounded to the nearest integer after dividing the input System Bus clock by the value entered in this field.





### 3.2.5.2. RxFIFO Almost Full

Select this checkbox to turn on the I<sup>2</sup>C wakeup on RxFIFO's Almost Full Flag assertion.

## 3.3. I<sup>2</sup>C Interrupts

This section describes the I<sup>2</sup>C Interrupts tab of Lattice FPGA Module – I<sup>2</sup>C window as shown in Figure 3.6.




Figure 3.6. I<sup>2</sup>C Interrupts

### 3.3.1. System Bus Interrupts

System Bus interrupts enable the interrupt port when any of the interrupts are enabled. Refer to [Advanced CrossLink I2C Hardened IP Reference Guide \(FPGA-TN-02020\)](#) for more details on the interrupt registers described below.

#### 3.3.1.1. Arbitration Lost

This interrupt indicates I<sup>2</sup>C lost arbitration. This interrupt is bit ARBL of register I2CINTSR. When enabled, it indicates that ARBL is asserted. Writing 1 to this bit clears the interrupt.

This option can be changed dynamically by modifying bit ARBLEN in register I2CINTCR.

#### 3.3.1.2. Tx/Rx Ready

This interrupt indicates that the I<sup>2</sup>C transmit data register (I2CTXDR) is empty or that the receive data register (I2CRXDR) is full. This interrupt is bit TRRDY of register I2CINTSR. When enabled, it indicates that TRRDY is asserted. Writing 1 to this bit clears the interrupt.

This option can be changed dynamically by modifying bit TRRDYEN in register I2CINTCR.

#### 3.3.1.3. Overrun or NACK

This interrupt indicates that the I2CRXDR received new data before the previous data. This interrupt is bit TROE of register I2CINTSR. When enabled, it indicates that TROE is asserted. Writing 1 to this bit clears the interrupt.

This option can be changed dynamically by modifying bit I2CINTSR in register I2CINTCR.

#### 3.3.1.4. General Call IRQ Enable

This interrupt indicates that a general call has occurred. This interrupt is bit HGC of register I2CINTSR. When enabled, it indicates that HGC is asserted. Writing 1 to this bit clears the interrupt.

This option can be changed dynamically by modifying bit HGCEN in register I2CINTCR.

### 3.3.2. FIFO Interrupts

#### 3.3.2.1. General Call

This interrupt indicates that a general call has occurred. This interrupt is bit HGC of register I2CFIFOINTSR.

This bit can be changed by modifying bit HGCEN in register I2CFIFOINTCR.

#### 3.3.2.2. Receive NACK

This interrupt indicates that a NACK has been received. This interrupt is bit RNACK of register I2CFIFOINTSR.

This bit can be changed by modifying bit RNACKEN in register I2CFIFOINTCR.

#### 3.3.2.3. Master Read Complete

A transaction is considered complete when:

- The specified number of data bytes from the Slave have been received in the RX FIFO, or
- The Master terminates the read transaction before the specified number of data bytes received

This is bit MRDCMPL of register I2CFIFOINTSR. This bit can be changed by modifying bit MRDCMPLEN in register I2CFIFOINTCR.

#### 3.3.2.4. Arbitration Lost

This interrupt indicates I2C lost arbitration. This interrupt is bit ARBL of register I2CFIFOINTSR. When enabled, it indicates that ARBL is asserted. Writing 1 to this bit clears the interrupt.

This option can be changed dynamically by modifying bit ARBLEN in register I2CFIFOINTCR.

#### 3.3.2.5. TX FIFO SYNC

This interrupt indicates I2C TXFIFO synchronization error. Synchronization error happens when there are back-to-back commands in the FIFO. The previous command is overwritten. This interrupt is bit TXSERR of register I2CFIFOINTSR.

This option can be changed dynamically by modifying bit TXSERREN in register I2CFIFOINTCR.

### 3.3.2.6. TX FIFO Underflow

This interrupt is mutually exclusive with clock stretching function. This interrupt is bit TXUNDERF of register I2CFIFOINTSR.

This option can be changed dynamically by modifying bit TXUNDERFEN in register I2CFIFOINTCR.

### 3.3.2.7. RX FIFO Overflow

This interrupt is mutually exclusive with clock stretching function. This interrupt is bit RXOVERF of register I2CFIFOINTSR.

This option can be changed dynamically by modifying bit RXOVERFEN in register I2CFIFOINTCR.

## 4. SB\_I2C Hardened IP Macro Ports and Wrapper Connections

When the I<sup>2</sup>C Hardened IP is enabled, the necessary signals are included in the generated module.

**Table 4.1. Pins for I<sup>2</sup>C Hardened IP**

Port Name	I <sup>2</sup> C Wrapper Name	Pin Direction	Description
SBCSi	i2cXcsi*	Input	Chip select signal. Activates the IP to allow the System Bus or fabric interface to communicate with the IP.
SBCLKi	i2cXclkj*	Input	System clock input.
SBWRi	i2cXwei*	Input	System read/write input. R=0, W=1
SBSTBi	i2cXstbi*	Input	System strobe signal. When asserted, indicates that the Slave component is selected.
SBADRI[3:0]	i2cXadri[3:0]*	Input	System bus control registers address.
SBDATI[9:0]	i2cXdati[9:0]*	Input	System data input [7:0] for register mode; [9:0] for FIFO mode.
SBDATO[9:0]	i2cXdato[9:0]*	Output	System data output [7:0] for register mode; [9:0] for FIFO mode.
SBACKo	i2cXacko*	Output	System acknowledgement
SBSRWo	i2cXsrdwr*	Output	Slave read/write signal. A "1" indicates a Slave transmitting (external Master receiving). A "0" means Slave receiving (external Master transmitting).
I2CPIRQ	i2cXi2cirq*	Output	Interrupt request output signal of the I <sup>2</sup> C core – The intended use of this signal is for it to be connected to a Master controller (such as a microcontroller or state machine) and request an interrupt when a specific condition is met.
I2CPWKUP	i2cXi2cwkup*	Output	Wake-up signal – The signal is enabled only if the Wakeup Enable feature is set.
FIFO_RST	i2cXfiforst*	Input	Reset for the FIFO logic.
TXFIFO_AE	i2cXtxfifoe*	Output	TXFIFO almost empty status signal coming from TXFIFO, indicating user-defined almost empty threshold value is reached.
TXFIFO_E	i2cXtxfifoe*	Output	TXFIFO empty signal coming from TXFIFO.
TXFIFO_F	i2cXtxfifof*	Output	TXFIFO full signal.
RXFIFO_E	i2cXrxfifoe*	Output	RXFIFO is empty. It can be served as an active low DATA RDY signal.
RXFIFO_AF	i2cXrxfifof*	Output	RXFIFO almost full signal, indicating user-defined almost full threshold value is reached.
RXFIFO_F	i2cXrxfifof*	Output	RXFIFO full signal.
MRDCMPL	i2cXmrdcmpl*	Output	Master Read Complete – This is only valid for Master Read Mode. A transaction is considered complete when: The specified number of data bytes from the Slave has been received in the RX FIFO, or The Master terminates the read transaction before the specified number of data bytes received
I2CX_SCL*	i2cXscl*	Bi-directional	Open drain clock line of the I <sup>2</sup> C core – The signal is an output if the I <sup>2</sup> C core is performing a Master operation. The signal is an input for Slave operations. The "I2C0_SCL" signal (Right I <sup>2</sup> C) uses dedicated I/O pin only. The "I2C1_SCL" signal (Left I <sup>2</sup> C) can use any of the available GPIOs on the device.
I2CX_SDA*	i2cXsda*	Bi-directional	Open drain data line of the I <sup>2</sup> C core – The signal is an output when data is transmitted from the I <sup>2</sup> C core. The signal is an input when data is received into the I <sup>2</sup> C core. The "I2C0_SDA" signal (Right I <sup>2</sup> C) uses dedicated I/O pin only. The "I2C1_SDA" signal (Left I <sup>2</sup> C) can use any of the available GPIOs on the device.

**Note:** X indicates the I<sup>2</sup>C: X=0 for the hard I/O pin I<sup>2</sup>C; X=1 for the selectable I/O pin I<sup>2</sup>C.

## 5. I<sup>2</sup>C Usage Cases

The I<sup>2</sup>C usage cases described below refer to [Figure 5.1](#).

- CrossLink as I<sup>2</sup>C Master accessing Slave I<sup>2</sup>C devices.
- A System Bus Master is implemented in the CrossLink logic.
- I<sup>2</sup>C devices 1, 2, and 3 are all Slave devices.
- The Master performs bus transactions to the I2C0 I2C controller to access external Slave I<sup>2</sup>C Device 1 on Bus A.
- The Master performs bus transactions to the I2C1 I2C controller to access the external Slave I<sup>2</sup>C Device 2 or Device 3 on Bus B.
- External Master I<sup>2</sup>C device accessing Slave CrossLink I2C.
- The I<sup>2</sup>C Devices 1, 2, and 3 are I2C Master devices.
- The external Master I<sup>2</sup>C Device 1 on Bus A performs I<sup>2</sup>C memory cycles to access the I2C0 I2C controller using address `yyyxxxx01`.
- The external Master I<sup>2</sup>C Device 2 or 3 on Bus B performs I<sup>2</sup>C memory cycles to access the I2C1 I2C user with the address `yyyxxxx10`.
- The System Bus Master in the CrossLink fabric must manage data reception and transmission. The System Bus Master can use interrupts or polling techniques to manage data transfer, and to prevent data overrun conditions.




Figure 5.1. I<sup>2</sup>C Circuit

## References

For more information, refer to the following documents:

- [CrossLink Family Data Sheet \(FPGA-DS-02007\)](#)
- [CrossLink High-Speed I/O Interface \(FPGA-TN-02012\)](#)
- [CrossLink Hardware Checklist \(FPGA-TN-02013\)](#)
- [CrossLink Programming and Configuration Usage Guide \(FPGA-TN-02014\)](#)
- [CrossLink sysCLOCK PLL/DLL Design and Usage Guide \(FPGA-TN-02015\)](#)
- [CrossLink sysI/O Usage Guide \(FPGA-TN-02016\)](#)
- [CrossLink Memory Usage Guide \(FPGA-TN-02017\)](#)
- [Power Management and Calculation for CrossLink Devices \(FPGA-TN-02018\)](#)
- [Advanced CrossLink I2C Hardened IP Reference Guide \(FPGA-TN-02020\)](#)

## Technical Support Assistance

Submit a technical support case through [www.latticesemi.com/techsupport](http://www.latticesemi.com/techsupport).

## Revision History

### Revision 1.1, December 2020

Section	Change Summary
Disclaimers	Added this section.
Introduction	Updated information on I2C0 dedicated I/O pins.
Generating I <sup>2</sup> C Module with Clarity Designer	Updated <a href="#">Figure 3.3. I<sup>2</sup>C Settings</a> .
SB_I2C Hardened IP Macro Ports and Wrapper Connections	Updated descriptions of I2CX_SCL and I2CX_SDA ports in <a href="#">Table 4.1. Pins for I<sup>2</sup>C Hardened IP</a> .

### Revision 1.0, August 2016

Section	Change Summary
All	Updated document numbers.

### Revision 1.0, May 2016

Section	Change Summary
All	First preliminary release.





[www.latticesemi.com](http://www.latticesemi.com)