



# CrossLink Hardware Checklist

## Technical Note

FPGA-TN-02013-1.3

December 2020

## Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

## Contents

Acronyms in This Document .....	4
1. Introduction .....	5
2. Power Supplies .....	5
2.1. Power Noise .....	6
2.2. Power Source .....	6
3. CrossLink MIPI D-PHY and PLL Power Supplies .....	6
3.1. Recommended Power Filtering Groups and Components .....	7
3.1.1. Ferrite Bead Notes.....	7
3.1.2. Unused Bank VCCIOx and VCCGPLL.....	7
3.1.3. Unused DPHY banks .....	7
3.2. Power Sequencing.....	7
4. Power Estimation.....	8
5. Configuration Considerations .....	8
6. Power Management Unit .....	8
7. Clock Inputs .....	9
8. Pinout Considerations .....	9
8.1. LVDS Pinout Considerations.....	9
8.2. MIPI D-PHY Interface Considerations .....	9
9. Checklist Table .....	10
References .....	11
Technical Support Assistance.....	12
Revision History .....	13

## Tables

Table 2.1. Single-Ended I/O Standards .....	5
Table 3.1. Recommended Power Filtering Groups and Components.....	7
Table 5.1. Required Pull-up Resistors for Configuration Pins .....	8
Table 5.2. Configuration Pins Needed per Programming Mode.....	8
Table 8.1. I/O Placement Guidelines .....	9

## Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
DDR	Double Data Rate
ESR	Equivalent Series Resistance
FB	Ferrite Bead
FPGA	Field-Programmable Gate Array
I <sup>2</sup> C	Inter-Integrated Circuit
LDO	Low Drop-out
LVDS	Low-Voltage Differential Signaling
NVCM	Non-Volatile Configuration Memory
PCB	Printed Circuit Board
PLL	Phase Locked Loop
SPI	Serial Peripheral Interface
WLCSP	Wafer Level Chip Scale Package

# 1. Introduction

When designing complex hardware using the Lattice Semiconductor CrossLink™ FPGA, designers must pay special attention to critical hardware configuration requirements. This technical note steps through these critical hardware implementation requirements related to the CrossLink device. The document does not provide detailed step-by-step instructions but gives a high-level summary checklist to assist in the design process.

This technical note assumes that the reader is familiar with the CrossLink device features as described in [CrossLink Family Data Sheet \(FPGA-DS-02007\)](#).

The critical hardware areas covered in this technical note include:

- Power supplies as they relate to the CrossLink power supply rails and how to connect them to the PCB and the associated system
- Configuration mode selection for proper power-up behavior
- Device I/O interface and critical signals

The data sheet includes the functional specification and electrical characteristics for the device.

Topics covered in the data sheet include but are not limited to the following:

- High-level functional overview
- Pinouts and packaging information
- Signal descriptions
- Device-specific information about peripherals and registers
- Electrical specifications

# 2. Power Supplies

The  $V_{CC}$ ,  $V_{CCAUX}$ , and  $V_{CCIO0}$  power supplies determine the CrossLink internal Power Good condition. These supplies need to be at a valid and stable level before the device becomes operational. All other supplies are not monitored during power-up, but need to be at valid and stable level before the device is configured and entered into User Mode. Several other supplies including  $V_{CC\_DPHY}$ ,  $V_{CCA\_DPHY}$ ,  $V_{CCPLL\_DPHY}$ , and  $V_{CCMU\_DPHY1}$  are used in conjunction with onboard D-PHYs on CrossLink devices.

[Table 2.1](#) describes the power supplies and the appropriate voltage levels for each supply.

**Table 2.1. Single-Ended I/O Standards**

Supply	Voltage (Nominal Value)	Description
$V_{CC}$	1.2 V	FPGA core power supply. Required for Power Good condition.
$V_{CCGPLL}$	1.2 V	General Purpose PLL Supply Voltage. Should be isolated from excessive noise.
$V_{CCAUX}$	2.5 V or 3.3 V	Auxiliary Supply Voltage for Bank 1, 2, and NVCM Programming. Required for Power Good condition.
$V_{CCIO}[2, 1, 0]$	1.2 V to 3.3 V	I/O Driver Supply Voltage for Bank 0, 1, or 2. Each bank has its own $V_{CCIO}$ supply: $V_{CCIO0}$ is used in conjunction with pins dedicated and shared with device configuration, and is required for Power Good condition.
$V_{CC\_DPHY}[1,0]$	1.2 V	Digital Supply Voltage for D-PHY. Should be isolated from excessive noise.
$V_{CCA\_DPHY}[1,0]$	1.2 V	Analog Supply Voltage for D-PHY. Should be isolated from excessive noise.
$V_{CCPLL\_DPHY}[1,0]$	1.2 V	PLL Supply voltage for D-PHY. Should be isolated from excessive noise.
$V_{CCMU\_DPHY1}$	1.2 V	WLCSP36 package only: $V_{CC\_DPHY1}$ , $V_{CCA\_DPHY1}$ and $V_{CCPLL\_DPHY1}$ ganged together. Should be isolated from excessive noise.

The CrossLink FPGA device has a power-on-reset state machine that depends on several of the power supplies.

These supplies should come up monotonically. A power-on-reset counter begins to count after  $V_{CC}$ ,  $V_{CCAUX}$ , and  $V_{CCIO0}$  reach the levels defined in the Power-On-Reset Voltage Levels section of [CrossLink Family Data Sheet \(FPGA-DS-02007\)](#). Initialization of the device does not proceed until the last power supply has reached its minimum operating voltage.

## 2.1. Power Noise

The power rail voltages of the FPGA allow for a worst-case normal operating tolerance of  $\pm 5\%$  of these voltages. The 5% tolerance includes any noises.

## 2.2. Power Source

It is recommended that the designed voltage regulators are accurate to within 3% of the optimum voltage to allow power noise design margin.

When calculating the voltage regulator's total tolerance, include:

- Regulator's voltage reference tolerance
- Regulator's line tolerance
- Regulator's load tolerance
- Tolerances of any resistors connected to regulator's feedback pin which sets regulator's output voltage
- Expected voltage drops due to power filtering ferrite bead's ESR \* expected current draw
- Expected voltage drops due to current measuring resistor's ESR \* expected current draw

With 3% tolerance allocated to the voltage source, the design will have a remaining 2% tolerance for noise and layout related issues. The 1.2 V rail is especially sensitive to noise as every 12 mV is 1% of the rail voltage. For high-speed differential power rails, it is recommended to target a maximum 1% peak noise. For PLLs, target less than 0.5% peak noise.

CrossLink is a low current device. When possible, use LDO regulators instead of Switchers to help reduce noise and ripple.

## 3. CrossLink MIPI D-PHY and PLL Power Supplies

Supplies dedicated to the operation of the CrossLink MIPI® D-PHY include VCCA\_DPHYx, VCCPLL\_DPHYx, and VCCMU\_DPHY1. These pins are also paired with dedicated ground pins including GNDA\_DPHYx and GNDPLL\_DPHYx. These supplies should be decoupled with adequate bypass capacitors between these pins, close to the device package.

The VCCGPLL provides a quiet supply for the general purpose PLL while the VCCPLL\_DPHYx and VCCA\_DPHYx provide a quiet supply for the critical MIPI D-PHY blocks. For the best jitter performance, careful pin assignment will keep noisy I/O pins away from sensitive functional pins. The leading causes of PCB related MIPI D-PHY crosstalk is related to FPGA outputs located in close proximity to the sensitive MIPI D-PHY power supplies. These supplies require cautious board layout to ensure noise immunity to the switching noise generated by FPGA outputs. Guidelines are provided to build quiet filtered supplies for the analog supplies, however, robust PCB layout is required to ensure that noise does not infiltrate into these analog supplies.

### 3.1. Recommended Power Filtering Groups and Components

**Table 3.1. Recommended Power Filtering Groups and Components**

Power Input	Recommended Filter	Notes
VCC	0 Ω + (4.7 μF or 10 μF) + 100 nF per pin	For switching regulators or noise sensitive designs, change 0 Ω to 120 Ω FB.
VCCIOx	120 Ω or 220 Ω FB + 2.2 μF + 100 nF per pin	For heavy current/capacitive loads, use 120 Ω FB with ESR ≤ 0.2 Ω.
VCCA_DPHYx	120 Ω FB + 2.2 μF + 100 nF per pin	If DPHYx not used, it can be unpowered; or remove 2.2 μF and change FB to 0 Ω.
VCCPLL_DPHYx	120 to 330 Ω FB + 2.2 μF + 100 nF per pin	If DPHYx not used, it can be unpowered; or remove 2.2 μF and change FB to 0 Ω.
VCCMU_DPHY1 (WLCS36 package only)	120 Ω FB + 2.2 μF + 100 nF	If DPHY1 not used, it can be unpowered; or remove 2.2 μF and change FB to 0 Ω.
VCCGPLL	120 to 330 Ω FB + 1.0 μF + 100 nF	If GPLL is not used, 1.0 μF can be removed and change FB to 0 Ω.
VCCAUX	0 Ω + 1.0 μF	For switching regulators or noise sensitive designs, change 0 Ω to 120 Ω FB.

#### 3.1.1. Ferrite Bead Notes

- PLL rails are low current which allow ferrite beads with ESR ≤ 0.3 Ω.
- Non-PLL rails should use ferrite beads with ESR ≤ 0.1 Ω.
- Use 120 Ω @100 MHz ferrite beads on banks with heavy current or capacitive loads.
- Prefer 0402 size ferrite beads due to lower available ESR and lower cost compared to 0201 size.

#### 3.1.2. Unused Bank VCCIOx and VCCGPLL

- Connect unused VCCIOs to a power rail, do not leave open.
- Connect unused VCCGPLL to VCC power rail, do not leave open.

#### 3.1.3. Unused DPHY banks

For unused D<sub>PHYx</sub> banks V<sub>CCA\_DPHYx</sub> and V<sub>CPLL\_DPHYx</sub> can be unpowered.

### 3.2. Power Sequencing

Improper power sequencing does not itself damage the chip, however, larger current leakages and undefined I/O operation may result during power up. These may cause system issues until all rails are properly powered up.

To prevent current leakages and undefined I/O operation during power up, V<sub>CCIO</sub> supplies should be powered up before or together with the V<sub>CC</sub>, V<sub>CCGPLL</sub>, and V<sub>CCAUX</sub> supplies.

## 4. Power Estimation

After deciding the CrossLink, package and logic implementation, power estimation for the system environment should be determined based on the software Power Calculator provided as part of the Lattice Diamond® design tool. When estimating power, the designer should keep two goals in mind:

- Power supply budgeting should be based on the maximum of the power-up in-rush current, configuration current, or maximum DC and AC current for the given system’s environmental conditions.
- The ability for the system environment and CrossLink device packaging to be able to support the specified maximum operating junction temperature. By determining these two criteria, the CrossLink device power requirements are considered early in the design phase.

## 5. Configuration Considerations

The CrossLink device includes provisions to configure the FPGA from a processor via Slave I<sup>2</sup>C or Slave SPI, Master SPI from an external SPI Flash, or internally from NVCM.

The use of external resistors is always needed if the configuration signals are being used to handshake to other devices. For Master SPI mode, the MCK pin must be connected to a serial 30 Ω resistor placed close to the CrossLink device package to prevent reflections or glitches during Master SPI configuration. 4.7 kΩ pull-up resistors to VCCIO0 should be used on the following pins.

**Table 5.1. Required Pull-up Resistors for Configuration Pins**

Pin	PCB Connection
CRESET_B	4.7 kΩ Pull-up to VCCIO0
CDONE	4.7 kΩ Pull-up to VCCIO0
SDA	Strong Pull-up (Open Drain Signal)*
SCL	Strong Pull-up (Open Drain Signal)*
SPI_SS	4.7 kΩ Pull-up to VCCIO0 (Open Drain Signal)
MCK	30 Ω Serial Resistor close to CrossLink package

**Note:** Pull-up value on I<sup>2</sup>C signals is dependent on the I2C bus characteristics and programming speed. Typical values are between 2.2 kΩ and 4.7 kΩ.

**Table 5.2. Configuration Pins Needed per Programming Mode**

Configuration Mode	Clock		Shared Pins	Dedicated Pins
	Pin	I/O		
SSPI	SPI_SCK	Input	MISO, MOSI, SPI_SS	CRESET_B
MSPI	MCK	Output	MISO, MOSI, CSN	CRESET_B
I2C	SCL	Input	SDA	CRESET_B

CrossLink uses the non-volatile Feature Row to select the configuration modes. You can configure Crosslink Feature Row through Diamond Spreadsheet View. See [Crosslink Programming and Configuration Usage Guide \(FPGA-TN-02014\)](#) for details.

## 6. Power Management Unit

The CrossLink device includes a dedicated Power Management Unit which may place the fabric and other on-chip resources into sleep mode. CrossLink includes a dual function pin called PMU\_WKUPN. This pin is active low and may be used to wake-up the device from sleep mode. A weak pull-up resistor (10 kΩ – 100 kΩ) is recommended when the pin is assigned to the wakeup function.

## 7. Clock Inputs

The CrossLink device provides primary clock input pins, which are shared function pins that can also be used as general purpose I/O. When these pins are used for clocking purpose, you need to pay attention to minimize signal noise on these pins.

## 8. Pinout Considerations

The CrossLink device is designed to support high-speed video interface bridging. This includes various rule-based pinouts that need to be understood prior to implementation of the PCB design. The pinout selection must be completed with an understanding of the interface building blocks of the FPGA fabric. These include I/O Logic blocks such as DDR, clock resource connectivity and PLL usage. Refer to [CrossLink High-Speed I/O MIPI D-PHY and DDR Interfaces \(FPGA-TN-02012\)](#) and [CrossLink sys/I/O Usage Guide \(FPGA-TN-02016\)](#) for rules pertaining to these interface types.

### 8.1. LVDS Pinout Considerations

True LVDS inputs and outputs are available on I/O pins in Banks 1 and 2. These multi-function I/O pins support LVDS, LVCMOS, subLVDS, SLVS, and MIPI D-PHY receive functions. The I/O buffers are described in [CrossLink sys/I/O Usage Guide \(FPGA-TN-02016\)](#).

### 8.2. MIPI D-PHY Interface Considerations

Although coupling has been reduced in the device packages of CrossLink devices so that little crosstalk is generated, the PCB board can cause significant noise injection from any I/O pin adjacent to MIPI D-PHY data, reference clock, and power pins as well as other critical I/O pins such as clock signals. PCB traces running in parallel for long distances need careful analysis. Simulate any suspicious traces using a PCB crosstalk simulation tool to determine if they can cause problems.

High-speed signaling requires careful PCB stackup and layout design. Maintaining good transmission line characteristics and impedance controlled routing is a must requirement to achieve higher bandwidth. A solid ground reference plane shall be maintained underneath of high-speed signal routing. This includes tightly matched differential routing with very few discontinuities. Matching between the D-PHY clock and data pairs is especially critical. Refer to [High-Speed PCB Design Considerations \(TN1033\)](#), for suggested methods and guidance.

Implement the following guidelines for I/O placement when MIPI Rx inputs are present on the programmable I/O banks to ensure optimal performance.

**Table 8.1. I/O Placement Guidelines**

	Bank 1	Bank 2
SLVS200/MIPI Rx on Bank 1	No LVCMOS Outputs	No LVCMOS Outputs
SLVS200/MIPI Rx on Bank 2	No LVCMOS Outputs	No LVCMOS Outputs
SLVS200/MIPI Rx on Bank 1 and Bank 2	No LVCMOS Outputs	No LVCMOS Outputs

**Notes:**

- The Diamond Software PAR Design Strategy setting of LVCMOS12\_18\_ONLY (default) allows outputs as long as they are LVCMOS12 or LVCMOS18.
- The Diamond Software PAR Design Strategy setting of LVCMOS\_NOT\_PERMITTED will cause an error in PAR regarding IO placement if there are any outputs in Bank 1 or Bank 2 when a MIPI Receiver interface is present.

## 9. Checklist Table

	Item	OK	NA
<b>1</b>	<b>FPGA Power Supplies</b>		
1.1	V <sub>CC</sub> core voltage @ 1.2 V ±5%		
1.1.1	Use a PCB plane for V <sub>CC</sub> core voltage with proper decoupling.		
1.1.2	V <sub>CC</sub> core supply sized to meet power requirement calculation from software.		
1.2	V <sub>CCGPLL</sub> @ 1.2 V ±5%		
1.2.1	V <sub>CCGPLL</sub> isolated from excessive noise.		
1.2.2	V <sub>CCGPLL</sub> pins should be ganged together and a solid PCB plane is recommended. This plane should not have adjacent non-MIPI D-PHY signals passing above or below. It should also be isolated from the V <sub>CC</sub> core power plane.		
1.3	All V <sub>CCIO</sub> voltages are between 1.2 V to 3.3 V		
1.3.1	V <sub>CCIO0</sub> voltage matches external configuration interfaces (that is memory devices).		
1.3.2	V <sub>CCIO0</sub> , V <sub>CCIO1</sub> , V <sub>CCIO2</sub> voltage based on user design.		
1.4	V <sub>CCAUX</sub> @ 2.5 V ±5% or @ 3.3 V ±5%		
<b>2</b>	<b>MIPI D-PHY Power Supplies</b>		
2.1	V <sub>CCA_DPHY0</sub> and V <sub>CCA_DPHY1</sub> @ 1.2 V ±5%. Should be ganged together and a solid PCB plane is recommended. This plane should not have adjacent non-MIPI D-PHY signals passing above or below. It should also be isolated from the V <sub>CC</sub> core power plane.		
2.2	V <sub>CCPLL_DPHYx</sub> @1.2 V ±5% should be isolated.		
2.3	V <sub>CCMU_DPHY1</sub> @1.2 V ±5% – follow recommendations for V <sub>CCA_DPHYx</sub> .		
<b>3</b>	<b>Configuration/Power Management Unit</b>		
3.1	Pull-ups and pull-downs on configuration specific pins as given in <a href="#">Table 5.1</a> .		
3.2	V <sub>CCIO0</sub> bank voltage matches sysCONFIG peripheral devices such as SPI Flash.		
3.3	When PMU_WKUPN is used to wake up CrossLink, an external weak pull-up resistor (10K – 100K) is recommended.		
<b>4</b>	<b>MIPI D-PHY</b>		
4.1	Dedicated reference clock input from clock source meets the DC and AC requirements.		
4.2	Maintain good high-speed transmission line routing.		
4.2.1	Continuous ground reference plane to serial channels.		
4.2.2	Length matched differential traces.		
4.2.3	Do not pass other signals on the PCB above or below the high-speed MIPI D-PHY signals traces without isolation.		
4.2.4	Keep non-MIPI D-PHY signal traces from passing above or below the 1.2 V V <sub>CCA_DPHYx</sub> power plane without isolation.		
<b>5</b>	<b>Critical Pinout Selection</b>		
5.1	Pinout has been chosen to address FPGA resource connections to I/O logic and clock resources per <a href="#">CrossLink High-Speed I/O Interface (FPGA-TN-02012)</a> .		
5.2	FPGA PLL, MIPI D-PHY PLL, and clock inputs assigned to proper pins per device <a href="#">CrossLink Family Data Sheet (FPGA-DS-02007)</a> .		
<b>6</b>	<b>I<sup>2</sup>C</b>		
6.1	2.2 kΩ – 4.7 kΩ Pull-up on open drain signals SCL and SDA.		

## References

For more information, refer to the following documents:

- [CrossLink Family Data Sheet \(FPGA-DS-02007\)](#)
- [CrossLink High-Speed I/O MIPI D-PHY and DDR Interfaces \(FPGA-TN-02012\)](#)
- [CrossLink Programming and Configuration Usage Guide \(FPGA-TN-02014\)](#)
- [CrossLink sysCLOCK PLL/DLL Design and Usage Guide \(FPGA-TN-02015\)](#)
- [CrossLink sysI/O Usage Guide \(FPGA-TN-02016\)](#)
- [CrossLink Memory Usage Guide \(FPGA-TN-02017\)](#)
- [Power Management and Calculation for CrossLink Device \(FPGA-TN-02018\)](#)
- [CrossLink I2C Hardened IP Usage Guide \(FPGA-TN-02019\)](#)
- [Advanced CrossLink I2C Hardened IP Reference Guide \(FPGA-TN-02020\)](#)
- [High-Speed PCB Design Considerations \(FPGA-TN-02178\)](#)
- [Power Decoupling and Bypass Filtering for Programmable Devices \(FPGA-TN-02115\)](#)

## Technical Support Assistance

Submit a technical support case through [www.latticesemi.com/techsupport](http://www.latticesemi.com/techsupport).

## Revision History

### Revision 1.3, December 2020

Section	Change Summary
Disclaimers	Added this section.
CrossLink MIPI D-PHY and PLL Power Supplies	In <a href="#">Table 3.1. Recommended Power Filtering Groups and Components</a> , the unit for $V_{CCIOx}$ Recommended Filter is changed to $\mu\text{F}$ .
Pinout Considerations	Updated <a href="#">MIPI D-PHY Interface Considerations</a> and added contents on I/O placement guidelines.

### Revision 1.2, January 2019

Section	Change Summary
Power Supplies	Added Power Noise and Power Source sections.
CrossLink MIPI D-PHY and PLL Power Supplies	<ul style="list-style-type: none"> <li>Removed reference to documents mentioned in the Introduction section.</li> <li>Added Recommended Power Filtering Groups and Components and Power Sequencing sections.</li> </ul>
Power Management Unit	Changed "10 K – 100 K" to "10 k $\Omega$ – 100 k $\Omega$ ".
Checklist Table	Changed "2.2K – 4.7K" to "2.2 k $\Omega$ – 4.7 k $\Omega$ " in Table 9.1. Checklist Table.

### Revision 1.1, August 2017

Section	Change Summary
Power Supplies	3.3 V added to $V_{CCAUX}$ in Table 2.1. CrossLink FPGA Power Supplies and Table 9.1. Checklist Table.
Configuration Considerations	Added note added after Table 5.2. Configuration Pins Needed per Programming Mode.

### Revision 1.0, July 2016

Section	Change Summary
All	Updated document numbers.

### Revision 1.0, May 2016

Section	Change Summary
All	First preliminary release.



[www.latticesemi.com](http://www.latticesemi.com)