**Introduction**

The Secure Digital (SD) Card is a Flash-based memory card that is widely used in today's consumer electronic devices. Its high-capacity, compact package and security make it a suitable candidate for both video and audio applications in electronic products. Some common consumer products that make use of SD cards include digital cameras, personal computers, printers, mobile phones and car navigation systems. The SD technology is considered a de-facto standard in the industry for data storage. There is a high demand for SD cards in both portable and desktop consumer products.

The SD card supports two communication transfer protocols, SD Bus mode and SPI Bus mode. The SD Flash Controller Reference Design supports SPI mode. The SPI Communication Protocol complies with SD Physical Layer Simplified Specification 2.0.

This document discusses the following topics.

- Operation command token, response command token and data token
- SD card initialization
- Read and write of a single block on a SD card
- State machine and functional description of design modules

The interface of the SD Flash Controller is based on the WISHBONE bus standard. The WISHBONE interconnection makes system-on-chip (SoC) and design reuse easy by creating a standard data exchange protocol. The SD Flash Controller with WISHBONE bus interface allows the designer to easily connect SoC systems to a standard SD card. It includes reset, initialization, reading of a single block and writing of a single block.

**Theory of Operation**

**Overview**

The SD Flash Controller is used to set up communication between a microprocessor and a SD card. It supports the translation protocol from a serial peripheral interface (SPI) bus to the SD stack. Figure 1 shows the signal interface of the system.

*Figure 1. System Signal Interface*

The block diagram of the SD card controller and signal flow are shown in Figure 2.
System Features

- Full SD memory card support, including card reset, initialization, direct access, single block read and single block write
- Basic SPI mode bus access
- 512-byte receive and transmit FIFO
- 8-bit slave WISHBONE interface
- Data access up to 24 Mbps
- Separate clocks for the WISHBONE interface and SPI core logic
- SPI clock frequency configurable via bus interface
- Data transfer at speeds close to SD card maximum rate
- Force transmit FIFO empty and receive FIFO empty
- Turn off transmit FIFO writing clock and receive FIFO reading clock
- Initialization error indication, writing data error indication, and reading data error indication
Signal Descriptions

A summary of the top-level signals is shown in Table 1.

Table 1. Top-level Signal Descriptions

<table>
<thead>
<tr>
<th>Interface</th>
<th>Signal</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Microprocessor Interface</td>
<td>spiSysClk</td>
<td>Input</td>
<td>Main process clock, 50MHz</td>
</tr>
<tr>
<td></td>
<td>clk_i</td>
<td>Input</td>
<td>WISHBONE clock input, asynchronous with spiSysClk_25MHz</td>
</tr>
<tr>
<td></td>
<td>rst_i</td>
<td>Input</td>
<td>WISHBONE reset. Synchronous to clk_i, hardware reset signal.</td>
</tr>
<tr>
<td></td>
<td>address_i[7:0]</td>
<td>Input</td>
<td>WISHBONE address input signal</td>
</tr>
<tr>
<td></td>
<td>data_i[7:0]</td>
<td>Input</td>
<td>WISHBONE data input signal</td>
</tr>
<tr>
<td></td>
<td>data_o[7:0]</td>
<td>Output</td>
<td>WISHBONE data output signal</td>
</tr>
<tr>
<td></td>
<td>writeEn</td>
<td>Input</td>
<td>WISHBONE write enable signal</td>
</tr>
<tr>
<td></td>
<td>strobe_i</td>
<td>Input</td>
<td>WISHBONE strobe input signal</td>
</tr>
<tr>
<td></td>
<td>ack_o</td>
<td>Output</td>
<td>WISHBONE acknowledge signal</td>
</tr>
<tr>
<td>SD Card Interface</td>
<td>spiClkOut</td>
<td>Output</td>
<td>SPI clock signal, clock speed configurable</td>
</tr>
<tr>
<td></td>
<td>spiDataIn</td>
<td>Input</td>
<td>SPI serial data from slave</td>
</tr>
<tr>
<td></td>
<td>spiDataOut</td>
<td>Output</td>
<td>SPI serial data to slave</td>
</tr>
<tr>
<td></td>
<td>spiCs_n</td>
<td>Output</td>
<td>SPI device chip select</td>
</tr>
</tbody>
</table>

Operation

The SD Flash Controller includes card-specific functions composed of reset, initialization, reading single block and writing single block, and implements the standard interface to card stack as the bus master for the SD system. The SD Flash Controller is a slave to the Microprocessor Unit (MCU) and consists of command and control registers, transmits FIFOs and receives FIFOs. The host has access to these registers and FIFOs and generates commands, interprets responses, and controls subsequent actions. The SPI bus connects the card to the controller. The host can turn spiClkOut on and off. The card stack and the controller communicate serially through the data lines and implement a message-based protocol. The messages consist of the following tokens:

- **Command Token** – A command token is 6 bytes long. The command set includes card initialization, card register read and write, data transfers and data erasure. The SD Flash Controller sends command token serially on the spiDataIn signal. The format of a command token is shown in Table 2.

Table 2. Command Token Format

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>47</th>
<th>46</th>
<th>[45:40]</th>
<th>[39:8]</th>
<th>[7:1]</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Width (bits)</td>
<td>1</td>
<td>1</td>
<td>6</td>
<td>32</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>Value</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>1</td>
</tr>
<tr>
<td>Description</td>
<td>Start bit</td>
<td>Transmission bit</td>
<td>Command index</td>
<td>Argument</td>
<td>crc7</td>
<td>End bit</td>
</tr>
</tbody>
</table>

- **Response Token** – A response token is an answer to a command token. Each command has either a specific response type or no response type. The format of a response token varies according to the expected response and the card’s mode. The response token formats are detailed in the SD Physical Layer Specification. The response token is transferred on the spiDataOut wire.

- **Data/Data Token** – The data token is transferred serially between the host and the card in 8-bit blocks at rates up to 24 Mbps for SPI mode data transfers. In this reference design, each data block is 512 bytes which equals one sector of the SD card. Before the valid data is transmitted, the host must transmit the data token to the SD card. The format of the data token depends on the card’s mode. Table 3 shows the data token format for both SD mode and SPI mode. The data token is transferred on the spiDataIn wire.
Table 3. Data Token Format

<table>
<thead>
<tr>
<th>Stream Data</th>
<th>1</th>
<th>x</th>
<th>No CRC</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Block Data</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>1</td>
</tr>
<tr>
<td>Description</td>
<td>Start bit</td>
<td>Data</td>
<td>CRC7</td>
<td>End bit</td>
</tr>
</tbody>
</table>

**SPI Mode Description**

SPI mode is an optional communications protocol of the SD card. SPI mode is selected on power-up when the first reset command (CMD0) is sent and the chip is selected. The communication mode cannot be changed unless the SD card goes through power cycling.

In SPI mode, all command, data, and response tokens are 8 bits long and are transmitted immediately following the assertion of the respective chip select. The SD samples input data on the positive edge of spiClkOut and output data on the negative edge of the spiClkOut. The command token is protected with a 7-bit CRC. The SD card sends a response to the controller after a command token. The response token has four formats, including CRC results. The length of the response tokens is one, two, or five bytes. In this reference design, the results of CRC calculation are appended in the command and data.

Read and write data transfers are protected with the 16-bit CRC. In write data transfers, after the data and 16-bit CRC have been transmitted, the card sends a 5-bit status token. The CRC status token indicates if the data transmission was erroneous. After the CRC status token, the card can indicate that it is busy programming data by pulling the data line low.

**SPI Bus Description**

The SD card communication channel is serial in nature and is initiated by a start bit and terminated by a stop bit. The SPI communication format is byte oriented. Every command or data block is built of 8-bit bytes and is byte-aligned to the chip select (CS) signal. All communication between host and cards is controlled by the host. The host starts every bus transaction by asserting the CS signal low.

**SPI Read Data Operation**

SPI mode supports single block read and multi-block read. The host can send CMD17 or CMD18 to read SD card data. When a reading operation is received by the SD card, the card generates a response token in response to the reading operation. Figure 3 shows the SPI mode read timing diagram.

**Figure 3. Single Block Read Operation**

![Diagram of SPI mode read operation]

The data block is protected by CRC16 which is complied with the CCITT \((X^{16}+X^{12}+X^{5}+1)\) standard. The address of the read operation is the parameter of CMD17, which must include a legal physical sector address. If the operation generates an error, the SD card generates an error response to the controller. The controller judges the response indication to determine what to do in the next step. When the time of the operation is longer than the time specified in the SD specification, the SD card generates a time out feedback signal as the response signal. In this reference design, the command is sent as a constant parameter to the SD card.
SPI Write Data Operation

SPI mode supports single block write operations and multi-block write operations. The host sends CMD24 or CMD25 to write to the SD card. When a writing operation is requested by the host, the SD card generates a response token to the writing operation which indicates the state of the SD card. Figure 4 shows SPI mode write timing diagrams.

**Figure 4. Single Block Writing Operation**

Each data block has a data token as the indication to the SD card. When a block is received, the SD card generates a response. If the data block is correctly received and the CRC results are right, the transmitted data is programmed into the sector by the SD card. In return, the SD card generates a busy signal as a response. The address parameter is part of the write command.

Reset Operation

The SD Flash controller can only be reset by a hard or soft reset from the microprocessor. The hard reset is from the hardware reset. All registers and FIFO controls are set to their default values after any reset. The user can send the CMD0 to reset the SD card. The CMD0 command can break any operation even if the SD card is busy.

Initialization Operation

After reset, the SD card must be initialized by sending more than 80 clocks to it on the SpiClkOut signal. To initialize the SD card, set the DAT [INIT] bit to a 1. This sends 80 clocks before the current command in the CMD register. This function is useful for acquiring new cards that have been inserted on the bus. Chip selects are not asserted during the initialization sequence while in SPI mode.

After the 80-clock initialization sequence, the software must continuously send CMD1 by loading the appropriate command index into the SD_CMD register until the card indicates that the power-up sequence is complete. The MCU can then assign an address to the card or put it into SPI mode.

Error Detection Operation

In this reference design, initialization errors, writing data errors and reading data errors can be detected during transmission. If an error is detected in processing, the SD card will generate an error indication to the host. The host can read the TRANS_ERROR_REG register to judge the state of the controller.

The following steps outline the fundamental operation of the SD card.

Initialize

Set SPI_TRANS_TYPE_REG = SPI_INIT_SD
Set SPI_TRANS_CTRL_REG = SPI_TRANS_START
Wait for SPI_TRANS_STS_REG != TRANS_BUSY
Check for SPI_TRANS_ERROR_REG [1:0] == INIT_NO_ERROR
Block Write
Write 512 bytes to SPI_TX_FIFO_DATA_REG
Set the SD block address registers:
SD_ADDR_7_0_REG
SD_ADDR_15_8_REG
SD_ADDR_23_16_REG
SD_ADDR_31_24_REG
Set SPI_TRANS_TYPE_REG = SPI_RW_READ_SD_BLOCK
Set SPI_TRANS_CTRL_REG = SPI_TRANS_START
Wait for SPI_TRANS_STS_REG! = TRANS_BUSY
Check for SPI_TRANS_ERROR_REG [5:4] == WRITE_NO_ERROR

Block Read
Set the SD block address registers:
SD_ADDR_7_0_REG
SD_ADDR_15_8_REG
SD_ADDR_23_16_REG
SD_ADDR_31_24_REG
Set SPI_TRANS_TYPE_REG = SPI_RW_READ_SD_BLOCK
Set SPI_TRANS_CTRL_REG = SPI_TRANS_START
Wait for SPI_TRANS_STS_REG! = TRANS_BUSY
Check for SPI_TRANS_ERROR_REG [3:2] == READ_NO_ERROR
Read 512 bytes from SPI_RX_FIFO_DATA_REG

Register Descriptions
Table 4 lists the registers used in this reference design. All registers are 8 bits wide.

Table 4. User Register

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Address</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPI_MARSTER_VERSION_REG</td>
<td>0x0</td>
<td>Read</td>
</tr>
<tr>
<td>SPI_MARSTER_CONTROL_REG</td>
<td>0x1</td>
<td>Read/Write</td>
</tr>
<tr>
<td>TRANS_TYPE_REG</td>
<td>0x2</td>
<td>Read/Write</td>
</tr>
<tr>
<td>TRANS_CTRL_REG</td>
<td>0x3</td>
<td>Read/Write</td>
</tr>
<tr>
<td>TRANS_STS_REG</td>
<td>0x4</td>
<td>Read</td>
</tr>
<tr>
<td>TRANS_ERROR_REG</td>
<td>0x5</td>
<td>Read</td>
</tr>
<tr>
<td>DIRECT_ACCESS_DATA_REG</td>
<td>0x6</td>
<td>Read/Write</td>
</tr>
<tr>
<td>SD_ADDR_7_0_REG</td>
<td>0x7</td>
<td>Read/Write</td>
</tr>
<tr>
<td>SD_ADDR_15_8_REG</td>
<td>0x8</td>
<td>Read/Write</td>
</tr>
<tr>
<td>SD_ADDR_23_16_REG</td>
<td>0x9</td>
<td>Read/Write</td>
</tr>
<tr>
<td>SD_ADDR_31_24_REG</td>
<td>0xa</td>
<td>Read/Write</td>
</tr>
<tr>
<td>SPI_CLK_DEL_REG</td>
<td>0xb</td>
<td>Read/Write</td>
</tr>
<tr>
<td>RX_FIFO_DATA_REG</td>
<td>0x10</td>
<td>Read/Write</td>
</tr>
<tr>
<td>RX_FIFO_DATA_COUNT_MSB</td>
<td>0x12</td>
<td>Read/Write</td>
</tr>
<tr>
<td>RX_FIFO_DATA_COUNT_LSB</td>
<td>0x13</td>
<td>Read/Write</td>
</tr>
<tr>
<td>RX_FIFO_CONTROL_REG</td>
<td>0x14</td>
<td>Read/Write</td>
</tr>
<tr>
<td>TX_FIFO_DATA_REG</td>
<td>0x20</td>
<td>Read/Write</td>
</tr>
<tr>
<td>TX_FIFO_CONTROL_REG</td>
<td>0x24</td>
<td>Read/Write</td>
</tr>
</tbody>
</table>

Table 5 describes each register in detail. R denotes read only, W denotes write only and R/W denotes read and write.
<table>
<thead>
<tr>
<th>Register</th>
<th>Bit Position</th>
<th>Name</th>
<th>Description</th>
<th>Default</th>
<th>R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>[3:0]</td>
<td>VERSION_NUM_MINOR</td>
<td>Minor revision number.</td>
<td>F</td>
<td>R</td>
</tr>
<tr>
<td>SPI_MASTER_CONTROL_REG</td>
<td>0</td>
<td>RST</td>
<td>1: Reset the core logic and registers. Self clearing.</td>
<td>0</td>
<td>W</td>
</tr>
<tr>
<td>TRANS_TYPE_REG</td>
<td>[1:0]</td>
<td>TRANS_TYPE</td>
<td>Sets the transaction type, where: 2'b00:Direct Access; 2'b01:INIT_SD; 2'b10:RW_READ_SD_BLOCK; 2'b11:RW_WRITE_SD_BLOCK;</td>
<td>0</td>
<td>W</td>
</tr>
<tr>
<td>TRANS_CTRL_REG</td>
<td>0</td>
<td>TRANS_START</td>
<td>1'b1: Start transaction. Self clearing.</td>
<td>0</td>
<td>W</td>
</tr>
<tr>
<td>TRANS_STS_REG</td>
<td>0</td>
<td>TRANS_BUSY</td>
<td>1'b1: Transaction busy</td>
<td>0</td>
<td>R</td>
</tr>
<tr>
<td>TRANS_ERROR_REG</td>
<td>[5:4]</td>
<td>SD_WRITE_ERROR</td>
<td>2'b00: Write NO ERROR; 2'b01: Write CMD ERROR; 2'b10: Write DATA ERROR; 2'b11: Write BUSY ERROR;</td>
<td>0</td>
<td>R</td>
</tr>
<tr>
<td></td>
<td>[3:2]</td>
<td>SD_READ_ERROR</td>
<td>2'b00: Read NO ERROR; 2'b01: Read CMD ERROR; 2'b10: Read TOKEN ERROR;</td>
<td>0</td>
<td>R</td>
</tr>
<tr>
<td></td>
<td>[1:0]</td>
<td>SD_INIT_ERROR</td>
<td>2'b00: INIT NO ERROR; 2'b01: INIT CMD0 ERROR; 2'b10: INIT CMD1 ERROR</td>
<td>0</td>
<td>R</td>
</tr>
<tr>
<td>DIRECT_ACCESS_DATA_REG</td>
<td>[7:0]</td>
<td>TX_DATA</td>
<td>Set TX_DATA prior to starting a DIRECT_ACCESS transaction. Note that the SPI bus has no concept of a read or write transaction. Thus, every DIRECT_ACCESS transaction transmits data from the SPI master and receives data from the SPI slave.</td>
<td>0</td>
<td>W</td>
</tr>
<tr>
<td></td>
<td>[7:0]</td>
<td>RX_DATA</td>
<td>Read RX_DATA after completing a DIRECT_ACCESS transaction.</td>
<td>0</td>
<td>W</td>
</tr>
<tr>
<td>SD_ADDR_7_0_REG</td>
<td>[7:0]</td>
<td>SD_ADDR_7_0</td>
<td>SD_ADDR [7:0]. Normally set to zero because memory accesses should occur on a 512-byte boundary. Set the SD/MMC memory address before starting a block read or block write</td>
<td>00</td>
<td>R/W</td>
</tr>
<tr>
<td>SD_ADDR_15_8_REG</td>
<td>[7:0]</td>
<td>SD_ADDR_15_8</td>
<td>SD_ADDR[15:8]. Normally set SD_ADDR[8] to zero because memory accesses should occur on a 512-byte boundary</td>
<td>00</td>
<td>R/W</td>
</tr>
<tr>
<td>SD_ADDR_23_16_REG</td>
<td>[7:0]</td>
<td>SD_ADDR_23_16</td>
<td>SD_ADDR[23:16]</td>
<td>00</td>
<td>R/W</td>
</tr>
<tr>
<td>SD_ADDR_31_24_REG</td>
<td>[7:0]</td>
<td>SD_ADDR_31_24</td>
<td>SD_ADDR[31:24]</td>
<td>00</td>
<td>R/W</td>
</tr>
<tr>
<td>SPI_CLK_DEL_REG</td>
<td>[7:0]</td>
<td>SPI_CLK_DEL</td>
<td>SPI_CLK_DEL controls the frequency of the SPI_CLK after SD initialization is complete. When setting clock frequency during SD initialization, you will need to modify the constant in spiMasterDefines.v SPI_CLK_DEL_ (spiSysClk / (SPI_CLK * 2)) * 1.;</td>
<td>00</td>
<td>R/W</td>
</tr>
<tr>
<td>RX_FIFO_DATA_REG</td>
<td>[7:0]</td>
<td>RX_FIFO_DATA</td>
<td>SD/MMC block read data.</td>
<td>00</td>
<td>R</td>
</tr>
<tr>
<td>RX_FIFO_DATA_COUNT_MSB</td>
<td>[7:0]</td>
<td>FIFO_DATA_COUNT_MSB</td>
<td>MSByte of FIFO_DATA_COUNT. Indicates the number of data entries within the fifo.</td>
<td>00</td>
<td>R</td>
</tr>
<tr>
<td>RX_FIFO_DATA_COUNT_LSB</td>
<td>[7:0]</td>
<td>FIFO_DATA_COUNT_LSB</td>
<td>LSByte indicates the data entries within the FIFO.</td>
<td>00</td>
<td>R</td>
</tr>
<tr>
<td>RX_FIFO_CONTROL_REG</td>
<td>0</td>
<td>FIFO_FORCE_EMPTY</td>
<td>1 = Force FIFO empty. Deletes all the data samples within the FIFO. Self clearing.</td>
<td>00</td>
<td>W</td>
</tr>
<tr>
<td>TX_FIFO_DATA_REG</td>
<td>[7:0]</td>
<td>TX_FIFO_DATA</td>
<td>SD/MMC block write data. FIFO size matches the SD/MMC block size of 512 bytes.</td>
<td>00</td>
<td>W</td>
</tr>
<tr>
<td>TX_FIFO_CONTROL_REG</td>
<td>0</td>
<td>FIFO_FORCE_EMPTY</td>
<td>1 = Force FIFO empty. Deletes all the data samples within the FIFO. Self clearing.</td>
<td>00</td>
<td>W</td>
</tr>
</tbody>
</table>
Design Module Descriptions

The SD Flash Controller is the link between the microprocessor and the SD Flash SPI bus. It is responsible for timing and protocol between microprocessor accession and the SD Flash SPI bus. It consists of control and status registers, one 8-bit receive data FIFO which is 512 entries deep, and one 8-bit transmit FIFO which is 512 entries deep. The microprocessor reads and writes the SD Flash Controller registers and FIFOs in order to initiate communication to a card. The communication protocol of this reference design is based on SPI mode. The SD Flash Controller begins operation and reads the state of the SD card by accessing the user registers.

SpiMasterWishBoneBI Module

This module provides a bridge between the WISHBONE bus and the controller. The host can configure different user registers of the Controller to implement different operations. This module includes three user registers, the CTRL_STS_REG_BASE register, the RX_FIFO_BASE register and the TX_FIFO_BASE register. The CTRL_STS_REG_BASE register indicates the receiving data from the state user register, the RX_FIFO_BASE register indicates the receiving data from the receive FIFO, and the TX_FIFO_BASE indicates the receiving data from the transmit FIFO. At the same time, it generates an ack signal to the WISHBONE bus.

CtrlStsRegBI Module

This module is the transfer control unit and includes four functions of the controller. According to the host configuring user register, it can generate the start signal of each operation, generate a direct accessing control signal, judge the type of the current configuration, monitor the internal state of the controller, configure the sector address of the current read or write operation, and implement the reset signal synchronous with the spiSysClk.

SpiCtrl Module

This module carries out the required operations based on the transfer type. It first waits the start signal of the operation, then judges the input transfer type to generate the reset request signal, initialization request signal, reading request signal and writing request signal.

Figure 5 shows the SpiCtrl module control state machine.

Figure 5. SpiCtrl Module State Machine
InitSD Module

This module implements the initialization function. When an SD card is powered up and the communication mode is SPI mode, the SD card enters the initialization process. The host must first generate the CMD0, CMD8, CMD55 and ACMD41 commands to start the initialization process to reset and initiate the SD card. For the simple implementation and saving resource, the CMD0 and CRC are implemented as parameters in this design.

The generated command byte is transferred to the send CMD module.

Figure 6 shows the main control state machine.

*Figure 6. SD Card Initialization State Machine*
ReadWriteSDBlock Module

This module implements data processing operations that read and write data from and into the SD card. In this reference design, the width of the address is 32 bits and the capacity is up to 2G bits. When the host wants to start reading or writing the SD card, it must configure the address of the operation. When a reading operation request is received from the microprocessor, the main state machine generates a read command (CMD17) to start the reading process. When a writing operation request is received, the main state machine generates a write command (CMD24) to start the writing operation. In this reference design, the Controller can only support single block operation.

The CMD17 and CRC are defined as follows:

```
CMD_BYTE = 8'h51
Data_BYTE1 = blockAddr[31:24]
Data_BYTE2 = blockAddr[23:16]
Data_BYTE3 = blockAddr[15:8]
Data_BYTE4 = blockAddr[7:0]
CheckSumByte = 8'hff
```

The CMD24 and CRC results (constant value 7'h3f) are defined as follows:

```
CMD_BYTE = 8'h58
Data_BYTE1 = blockAddr[31:24]
Data_BYTE2 = blockAddr[23:16]
Data_BYTE3 = blockAddr[15:8]
Data_BYTE4 = blockAddr[7:0]
CheckSumByte = 8'hff
```

Figure 7 shows the read and write SD block state machine.

*Figure 7. SD Card Read and Write SD Block State Machine*
SendCmd Module
This module receives the input command from the initialization unit and readwrite SD Block unit, receives the response token from the SD card and generates the time out signal as the indication signal. According to the received signals, the state machine generates the corresponding handshake signals to the related modules. At the same time, it receives the response type from the SD card to understand the SD card status. Figure 8 shows the main control state machine.

**Figure 8. Send Command Module State Machines**

SpiTxRxData Module
This module receives from four different branch data and write-enable signals which are from the SpiCtrl module, Sendcmd module, Init module and RDWRSDDBlock module. According the write enable signal, it transmits receiving data as output to the SD card’s data and generates the txdatafull signal to trigger the writing process of the SD card.

At the same time, it receives feedback data from the SD card. Based on the response signal, the module sends the response data to the host.

ReadWriteSPIWireData Module
This module receives command and data from the host and receives SD card data as the feedback data. It needs transfer receiving byte to serialize the data, then transmits and receives data to and from the SD card.

Figure 9 is the ReadWriteWireData module state machine.
This module implements a simple FIFO and writes the host transmission data into Tx_fifo. It can force the Tx_fifo empty if the controller receive empty command with configuring the FIFO_CONTROL_REG register. It includes two modules, the sm_fifoRTL and the sm_TxfifoBI module.

**Sm_Rxfifo Module**
This module implements a simple FIFO and reads the SD transmission data into Rx_fifo. It can force the Rx_fifo empty if the transmission process generates an error when configuring the FIFO_CONTROL_REG register. It includes two modules, the sm_fifoRTL and the sm_RxfifoBI module.

**Clock_switch Module**
This is the control clock module for writing transmitted FIFO and reading received FIFO. When the user wishes to write data to the SD card, he must first switch the clock for writing transmitted FIFO, and then he can write the data to the transmitting FIFO and send the writing request signal to the Controller.

When the user wants to read the receiving data from the receiving FIFO, he must first switch the reading clock of the receiving FIFO, and then he can read the data from the receiving FIFO.

**Test Bench Description**
The test bench for this design includes the following modules:

- testHarness
- sdModel
- wb_master_model
- Operation flow
TestHarness Module
The testHarness module provides reset, busClk and spiSysClk to the user logic. The busClk is 25 MHz and the spiSysClk is 50 MHz. This module generates the test case to verify the function of the controller. The test case tests all of the user registers, writing a single block and reading a single block.

sdModel
The sdModel is a simple behavior model of the SD card. It receives the transmission data. This model needs the testHarness module to generate the respByte as the response byte. The output data from the SD card are all 8’hFF except the response byte.

wb_master_model
The wb_master_model module simply simulates the function of the microprocessor. It includes three tasks, writing a byte, reading a byte, and comparing the read data with the expected data.

Operation Flow
The basic unit of data transfer to/from the SD card is one byte. Any data transfer which requires a block size should define the block length as an integer in multiples of bytes.

The test case tests the following functions of this SD Flash Controller:

- Host direct access one physical address (one byte) with SPI mode
- Host reset and initialization SD card
- Host writes single block (512 bytes) to the SD card
- Host reads single block (512 bytes) from the SD card

Timing Diagrams
Register Read and Write Test
This function tests the writing and reading of the user registers which include SPI_CLK_DEL_REG, SD_ADDR_7_0_REG, SD_ADDR_15_8_REG, SD_ADDR_23_16_REG and SD_ADDR_31_24_REG.

The host first writes 8’h10 to SPI_CLK_DEL_REG, and then writes the physical address register. The host writes the 8’h78 to address SD_ADDR_7_0_REG (8’h07), 8’h56 to address SD_ADDR_15_8_REG (8’h08), 8’h34 to address SD_ADDR_23_16_REG (8’h09), and 8’h12 to address SD_ADDR_31_24_REG (8’h0A).

Figure 10. Register Read and Write Test Timing Diagram
SPI Direct Accession

The host directly accesses the SD card and writes 8'h5f and 8'haa to the SD card. The user can access the responding user register.

Figure 11. SPI Direct Accession Timing Diagram

Initialization

The host writes the TRANS_TYPE_REG and TRANS_CTRL_REG to start the initialization operation. The host sends CMD0, CMD8, CMD55 and ACMD41 to initialize the SD card.

Figure 12. Initialization Timing Diagram

Writing SD Card

This operation requires the following steps.

1. Switch the clock to bus clock.
2. Empty the transmitting FIFO.
3. Write data to the transmitting FIFO.
4. Switch the clock to spiSysClk.
5. Toggle the transfer type.
6. Start to write the SD card.
The host sends data to the SD card after the CMD24 (8’h58).

**Figure 13. Writing SD Card Timing Diagram**

**Reading SD Card**

This operation requires the following steps.

1. Toggle the transfer type.
2. Start to write the SD card.
3. Judge whether the write receiving FIFO is complete or not.
4. Switch the reading clock to the bus clock.
5. Judge whether the read receiving FIFO is complete or not.
6. Switch the clock to spiSysClk.

The host reads data to the SD card after the CMD17 (8’h51).

**Figure 14. Reading SD Card Timing Diagram**
Implementation

Table 6. Performance and Resource Utilization

<table>
<thead>
<tr>
<th>Device Family</th>
<th>Speed Grade</th>
<th>I/Os</th>
<th>f_{\text{MAX}} (MHz)</th>
<th>Utilization (LUTs)</th>
<th>Architecture Resources</th>
</tr>
</thead>
<tbody>
<tr>
<td>MachXO™¹</td>
<td>-4</td>
<td>34</td>
<td>&gt;50</td>
<td>909</td>
<td>1 EBR</td>
</tr>
<tr>
<td>LatticeXP2™²</td>
<td>-5</td>
<td>34</td>
<td>&gt;50</td>
<td>1088</td>
<td>1 EBR</td>
</tr>
</tbody>
</table>

1. Performance and utilization characteristics are generated using LCMXO2280C-4FT256C, with Lattice ispLEVER 8.0 software. When using this design in a different device, density, speed, or grade, performance and utilization may vary.
2. Performance and utilization characteristics are generated using LFXP2-5E-5TN144C, with Lattice ispLEVER 8.0 software. When using this design in a different device, density, speed, or grade, performance and utilization may vary.

References

- SD Physical Layer Simplified Specification 2.0 WISHBONE System-on-Chip Interconnection Architecture for Portable IP Cores
- SD Physical Layer Simplified Specification 2.0
- MMC/SD card controller (www.opencores.org/projects.cgi/web/spimaster/overview)

Technical Support Assistance

Hotline: 1-800-LATTICE (North America)
+1-503-268-8001 (Outside North America)
e-mail: techsupport@latticesemi.com
Internet: www.latticesemi.com

Revision History

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>May 2009</td>
<td>01.0</td>
<td>Initial release.</td>
</tr>
<tr>
<td>January 2010</td>
<td>01.1</td>
<td>Added support for LatticeXP2 device family. Changed initialization code for each card.</td>
</tr>
</tbody>
</table>