Introduction

This document describes memory usage and flow in the Lattice ispXPLD™ family of devices. A brief overview of the ispXPLD's memory resources are presented along with the parameterizable memory elements supported by Lattice's ispLEVER™ design tool.

The ispXPLD architecture is built around the Multifunction Block (MFB), which can be configured either as traditional logic or as memory. When it is configured as memory it can function as dual-port SRAM, pseudo-dual port SRAM, single-port SRAM, FIFO, or CAM memory.

Multifunction Blocks

The ispXPLD architecture allows the MFB to be configured as a variety of memory blocks as detailed in Table 1.

Table 1. MFB Memory Configurations

<table>
<thead>
<tr>
<th>Memory Mode</th>
<th>Configurations</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dual-port</td>
<td>8,192 x 1</td>
</tr>
<tr>
<td></td>
<td>4,096 x 2</td>
</tr>
<tr>
<td></td>
<td>2,048 x 4</td>
</tr>
<tr>
<td></td>
<td>1,024 x 8</td>
</tr>
<tr>
<td></td>
<td>512 x 16</td>
</tr>
<tr>
<td>Single-port, Pseudo Dual Port, FIFO</td>
<td>16,384 x 1</td>
</tr>
<tr>
<td></td>
<td>8,192 x 2</td>
</tr>
<tr>
<td></td>
<td>4,096 x 4</td>
</tr>
<tr>
<td></td>
<td>2048 x 8</td>
</tr>
<tr>
<td></td>
<td>1024 x 16</td>
</tr>
<tr>
<td></td>
<td>512 x 32</td>
</tr>
<tr>
<td>CAM</td>
<td>128 x 48</td>
</tr>
</tbody>
</table>

Once the MFB has been configured as memory, no other logic can be implemented in that block. The one exception is a FIFO block that requires 32 data outputs, as it will need an additional MFB for flag generation. To generate the control circuitry for the four FIFO flags, four macrocells and six inputs are required. This leaves 28 macrocells and 62 logic inputs for generic logic implementation in the additional MFB.

Initializing Memory

In each of the memory modes it is possible to specify the power-on state of each bit in the memory array. This allows the memory to be used as ROM if desired. Each bit in the memory array can have one of four values: 0, 1, X (always match) or U (never match). Note that X (always match) and U (never match) values only apply for CAM. For all other memory modes, use ones and zeroes.

Increased Depth And Width

Memory that requires a depth or width that is greater than that supported by a single MFB, can be supported by cascading multiple blocks. For dual port, single port, and pseudo-dual port memory blocks, additional width is easily provided by sharing address lines. Additional depth is supported, by multiplexing the RAM output. For FIFO and CAM modes additional width is supported through the cascading of MFBs. For FIFOs up to four MFBs can be cascaded for additional width ranging to 128 bits. The CAM can also cascade up to four MFBs to provide additional width, allowing the implementation of a CAM to a maximum of 128x192.

Lattice’s ispLEVER design tool automatically combines blocks to support the memory size specified in the user’s design.
Bus Size Matching
All of the memory modes apart from the CAM mode support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1 and so on. Although the word size and number of words for each port varies this mapping scheme applies to each port.

With CAM memory the port size is 48 bits for a single MFB. Cascading up to three additional MFBs can expand the width of the CAM to 192 bits. Use of the mask register allows for comparisons of less than 48 bits but the port width will still be 48 bits. This is more fully explained in the CAM description later in this document.

Different Data Bus Widths on Two Ports
True Dual Port and Pseudo Dual Port modes support different data bus widths. The two ports in the memory can have different data bus widths. In True Dual Port Mode different widths for read/write port A and read/write port B is supported. In Pseudo Dual Port mode, different widths for the read and write ports can also be specified.

While the two ports are operating with different data bus widths, the addressing scheme ensures that the RAM location addressed with each address follow a certain order. Each word written on a wider side can be read as successive multiple words on a narrower port. For example if port A writes 32-bit words, and port B reads 8-bit words, one word written on port A is read as four consecutive words from port B.

Supported Memory Modes
True Dual-Port SRAM Mode
In Dual-Port SRAM mode, the Read/Write address lines share two independent read/write ports, and can access up to 8,192-bits of memory. Data widths of 1, 2, 4, 8, and 16 are supported by the MFB. Figure 1 shows the block diagram of the dual port SRAM.

Write data, address, chip select and read/write signals are always synchronous (registered). The output data signals can be synchronous or asynchronous. Resets are asynchronous. All inputs on the same port share the same clock, clock enable, and reset selections. All outputs on the same port share the same clock, clock enable, and reset selections. Port A and Port B are completely independent from a data width and from a control standpoint. There may be instances when both data ports attempt to write to the memory. This should be avoided as there is no arbitration logic to control which port controls the writing of data into the memory. Table 2 shows the possible sources for the clock, clock enable and initialization signals for the various registers.
Figure 1. Dual-Port SRAM Block Diagram

Table 2. Register Clock, Clock Enable and Reset in Dual-Port SRAM Mode

<table>
<thead>
<tr>
<th>Register</th>
<th>Input</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address, Write Data,</td>
<td>Clock</td>
<td>Selected from CLKA (CLKB) or one of the global clocks (CLK0 - CLK3).</td>
</tr>
<tr>
<td>Read Data, Read/Write,</td>
<td></td>
<td>The selected signal can be inverted if desired.</td>
</tr>
<tr>
<td>and Chip Select</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset</td>
<td>Clock Enable</td>
<td>Selected from CENA (CENB) or two of the global clocks (CLK1 - CLK 2).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The selected signal can be inverted if required.</td>
</tr>
<tr>
<td></td>
<td>Reset</td>
<td>Created by the logical OR of the global reset signal and RSTA (RSTB).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RSTA (RSTB) can be inverted if desired.</td>
</tr>
</tbody>
</table>
Pseudo Dual-Port SRAM Mode

In Pseudo Dual-Port SRAM mode the MFB is configured as an SRAM memory with independent read and write ports that access the same 16,384-bits of memory. Data widths of 1, 2, 4, 8, 16 and 32 are supported by the MFB. Figure 2 shows the block diagram of the Pseudo Dual-Port SRAM.

Write data, write address, chip select and write enable signals are always synchronous (registered.) The read data and read address signals can be synchronous or asynchronous. Reset is asynchronous. All write signals share the same clock, and clock enable. All read signals share the same clock and clock enable. Reset is shared by both the read and write signals. Table 3 shows the possible sources for the clock, clock enable and initialization signals for the various registers.

Figure 2. Pseudo Dual-Port SRAM Block Diagram

Table 3. Register Clock, Clock Enable, and Reset in Pseudo Dual-Port SRAM Mode

<table>
<thead>
<tr>
<th>Register</th>
<th>Input</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write Address, Write Data, Write Enable, and Write Chip Select</td>
<td>Clock</td>
<td>Chosen from WCLK or one of the global clocks (CLK0 - CLK3). The selected signal can be inverted if desired.</td>
</tr>
<tr>
<td></td>
<td>Clock Enable</td>
<td>Chosen from WCEN or two of the global clocks (CLK0 - CLK3). The selected signal can be inverted if desired.</td>
</tr>
<tr>
<td></td>
<td>Reset</td>
<td>Created by the logical OR of the global reset signal and RST. RST may have inversion if desired.</td>
</tr>
<tr>
<td>Read Data and Read Address</td>
<td>Clock</td>
<td>Chosen from RCLK or one of the global clocks (CLK0 - CLK3). The selected signal can be inverted if desired.</td>
</tr>
<tr>
<td></td>
<td>Clock Enable</td>
<td>Chosen from RCEN or two of the global clocks (CLK1 - CLK2). The selected signal can be inverted if desired.</td>
</tr>
<tr>
<td></td>
<td>Reset</td>
<td>Created by the logical OR of the global reset signal and RST. RST may have inversion if desired.</td>
</tr>
</tbody>
</table>
Single-Port SRAM Mode

In Single-Port SRAM mode, one port is shared by the Read/Write address lines, and can access up to 16,384-bits of memory. Data widths of 1, 2, 4, 8, 16 and 32 are supported by the MFB. Figure 3 shows the block diagram of the single-port SRAM.

Write data, write address, chip select and write enable signals are always synchronous (registered). The read data and read address signals can be synchronous or asynchronous. Reset is asynchronous. All signals share a common clock, clock enable, and reset. Table 4 shows the possible sources for the clock, clock enable and reset signals.

**Figure 3. Single-Port SRAM Block Diagram**

![Single-Port SRAM Block Diagram](image)

**Table 4. Register Clock, Clock Enable, and Reset in Single-Port SRAM Mode**

<table>
<thead>
<tr>
<th>Register</th>
<th>Input</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address, Write Data, Read Data, Read/Write, and Chip Select</td>
<td>Clock</td>
<td>CLK or one of the global clocks (CLK0 - CLK3). Each of these signals can be inverted if required.</td>
</tr>
<tr>
<td></td>
<td>Clock Enable</td>
<td>CEN or two of the global clocks (CLK1 - CLK 2). Each of these signals can be inverted if required.</td>
</tr>
<tr>
<td></td>
<td>Reset</td>
<td>Created by the logical OR of the global reset signal and RST. RST is routed by the multifunction array from GRP, with inversion if desired.</td>
</tr>
</tbody>
</table>
FIFO Mode

In FIFO mode the multifunction array is configured as a FIFO (First In First Out) buffer with built in control. The read and write clocks are independent of each other but can be tied together if the application requires it. Four flags show the status of the FIFO: Full, Almost Full, /Empty and /Almost Empty. /Empty and /Almost Empty are negative true signals. The thresholds for almost full and almost empty are programmable by the user. It is possible to reset the read pointer, allowing support of frame retransmit in communications applications.

The Almost Full and /Almost Empty flags indicate the status of the stack pointer with respect to Full and /Empty. Almost Full is an offset subtracted from the highest memory address, and /Almost Empty is an offset added to the lowest memory address. These flags are defined in the instantiation template via the lpm_amempty_flag and lpm_amfull_flag parameters. Values for both can range from 1 to the maximum number of address locations.

In this mode one port accesses 16,384-bits of memory. Data widths of 1, 2, 4, 8, 16 and 32 are supported by the MFB. Figure 4 shows the block diagram of the FIFO. These MFB blocks are cascaded to create FIFO sizes larger than 16K. Cascading sometimes requires extra logic elements like counters that occupy additional macrocells. For width cascading, no external logic is required if the depth can fit into the maximum depth of a single block. However, for depth cascading, external counters are needed. For example, in a 16K x 16 (depth x width) FIFO configuration, no extra counters are needed. This is width cascading. For 32K X 1 FIFO, counters will be needed since the depth (32K) is larger than the depth available in a single MFB (16K). When the configuration needs both width and depth cascading, the software optimizes it to the maximum depth with width cascading.

Write data, write enable, flag outputs and read enable are synchronous. The Write Data, Almost Full flag and Full flag share the same clock and clock enables. Read outputs are synchronous. The Read Data, /Empty flag and /Almost Empty flag share the same clock and clock enables. Reset is shared by all signals. Table 5 shows the possible sources for the clock, clock enable and reset signals for the various registers.

The Full and Almost Full flags are based on the write port. The Full and Almost Full flags change state only on write clock rising edges. The Empty and Almost Empty flags are based on the read port. The /Empty and /Almost Empty flags change state only on read clock rising edges. FIFO flag latency is reduced when both read/write clocks are left running. If the read/write clocks are free running, data is inserted/retrieved by synchronously controlling the Read/Write Enable strobes.

Once the Full or Empty flag goes active, the internal FIFO pointer is frozen at the last active value, and no operation is performed on the memory. In other words, Writes to the FIFO after the full flag goes active or Reads after the Empty flag goes active are ignored.
In CAM mode the multifunction array is configured as a ternary Content Addressable Memory (CAM.) CAM behaves like a reverse memory where the input to the memory is data and the output is an address at which the input data is located. It can be used to perform a variety of high-performance look-up functions. As such CAM has two modes of operation. In write or update mode the CAM behaves as a RAM, and the data is written to the supplied address. When reading or comparing, data is supplied to the CAM. If that data matches any of the entries in the CAM array the Match or Multi-Match (if there is more than one match) flag is set to true, and the lowest address with matching data is the output. The MFB can be configured as a CAM that contains 128 entries of 48 bits. Figure 5 shows the block diagram of the CAM.
To further enhance the flexibility of the CAM a mask register is available for both update and compare operations. If the mask register is enabled during updates, bits corresponding to those set to a ‘1’ in the mask register are not updated. If it is enabled during compare operations, bits corresponding to those set to a ‘1’ in the mask register are not included in the compare. A Write Don’t Care signal allows don’t cares to be programmed into the CAM if desired. As with other write operations, the mask register controls this.

Data is written into the Mask Register by enabling the WrMask (Write Mask) bit. When WrMask is enabled during write mode, the data written into the CAM array is also automatically stored in the Mask Register. Once the mask is configured, it can be used during Update and Compare modes by enabling the EnMask (Enable Mask) bit.

The WrDC (Write Don’t Care) bit functions much like the EnMask and WrMask inputs. When in write mode and WrDC is set to a 1, the data written to the CAM array during the next write operation is stored in the Write Don’t Care register.

The Write/Comp Data, Write Address, Write Enable, Write Chip Select, and Write Don’t Care signals are synchronous. The CAM Output signals, Match flag, and Multi-Match flag signals can be either synchronous or asynchronous. The Enable mask register input is not latched but must meet setup and hold times relative to the Write Clock. All inputs must use the same clock and clock enable signals. All outputs must use the same clock, and clock enable signals. Reset is common for both inputs and outputs. Table 6 shows the allowable sources for clock, clock enable, and reset for the various CAM registers.

For additional information on the CAM memory in the ispXPLD family of devices please refer to application note AN8071, Content Addressable Memory Applications for ispXPLD Devices.

**Figure 5. CAM Mode**

![CAM Mode diagram]

**Table 6. Register Clocks, Clock Enables, and Initialization in CAM Mode**

<table>
<thead>
<tr>
<th>Register</th>
<th>Input</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write data, Write address, Enable mask register, Write enable, write chip select, and write don’t care, CAM Output, Match, and Multimatch</td>
<td>Clock or one of the global clocks (CLK0 - CLK3). Each of these signals can be inverted if required.</td>
<td></td>
</tr>
<tr>
<td>Write data, Write address, Enable mask register, Write enable, write chip select, and write don’t care, CAM Output, Match, and Multimatch</td>
<td>WE or two of the global clocks (CLK1 - CLK 2). Each of these signals can be inverted if required.</td>
<td></td>
</tr>
<tr>
<td>Reset</td>
<td>Created by the logical OR of the global reset signal and RST. RST is routed by the multifunction array from GRP, with inversion if desired</td>
<td></td>
</tr>
</tbody>
</table>
Including Memory in ispXPLD 5000MX Designs

To use memory in ispXPLD 5000MX designs the desired memory function must be instantiated into the HDL source code describing the design. This is done in the form of LPM primitives, which are passed through the synthesis tool to Lattice backend design tools. These backend tools then work to implement the memory requested in the source code. The remainder of this document details the LPM primitives and example templates.

Configurable Memory Primitives

Configurable memory primitives are provided to allow easy configuration of the MFBs. These primitives are added to your design source. With the addition of parameters these memory primitives can be easily configured to match your design needs.

This section describes the six types of configurable memory primitives that are supported.

- **LPM_RAM_DP** – Dual-Port RAM
- **LPM_RAM_DP_PSEUDO** – Pseudo Dual Port RAM
- **LPM_RAM_DQ** – Single-port RAM
- **LPM_FIFO_DC** – FIFO
- **LPM_CAM** – CAM
- **LPM_ROM** – ROM
True Dual-Port Random Access Memory (LPM_RAM_DP)

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Description</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>QA</td>
<td>Out</td>
<td>Data out, port A</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>DataInA</td>
<td>In</td>
<td>Data in, port A</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>AddressA</td>
<td>In</td>
<td>Address, port A</td>
<td>Address depth is user defined</td>
</tr>
<tr>
<td>ClockA</td>
<td>In</td>
<td>Clock, port A</td>
<td></td>
</tr>
<tr>
<td>ClockEnA</td>
<td>In</td>
<td>Clock Enable, port A</td>
<td></td>
</tr>
<tr>
<td>WrA</td>
<td>In</td>
<td>Write Enable, Port A</td>
<td></td>
</tr>
<tr>
<td>ResetA</td>
<td>In</td>
<td>Reset, port A</td>
<td>Asynchronous Reset</td>
</tr>
<tr>
<td>QB</td>
<td>Out</td>
<td>Data out, port B</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>DataInB</td>
<td>In</td>
<td>Data in, port B</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>AddressB</td>
<td>In</td>
<td>Address, port B</td>
<td>Address depth is user defined</td>
</tr>
<tr>
<td>ClockB</td>
<td>In</td>
<td>Clock, port B</td>
<td></td>
</tr>
<tr>
<td>ClockEnB</td>
<td>In</td>
<td>Clock Enable, port B</td>
<td></td>
</tr>
<tr>
<td>WrB</td>
<td>In</td>
<td>Write Enable, Port B</td>
<td></td>
</tr>
<tr>
<td>ResetB</td>
<td>In</td>
<td>Reset, port B</td>
<td>Asynchronous Reset</td>
</tr>
</tbody>
</table>
**Properties**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Comments</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>lpm_widtha</td>
<td>Defines data width for port A</td>
<td>User-defined</td>
<td>Number of data bits</td>
</tr>
<tr>
<td>lpm_widthada</td>
<td>Defines address width for port A</td>
<td>User-defined</td>
<td>Number of address lines</td>
</tr>
<tr>
<td>lpm_numwordsa</td>
<td>Defines memory depth for port A</td>
<td>User-defined</td>
<td>Number of address locations</td>
</tr>
<tr>
<td>lpm_widthb</td>
<td>Defines data width for port B</td>
<td>User-defined</td>
<td>Number of data bits</td>
</tr>
<tr>
<td>lpm_widthadb</td>
<td>Defines address width for port B</td>
<td>User-defined</td>
<td>Number of address lines</td>
</tr>
<tr>
<td>lpm_numwordsb</td>
<td>Defines memory depth for port B</td>
<td>User-defined</td>
<td>Number of address locations</td>
</tr>
<tr>
<td>lpm_outdata</td>
<td>Defines read data to be synchronous</td>
<td>User-defined</td>
<td>Registered or Unregistered</td>
</tr>
<tr>
<td>lpm_indata</td>
<td>Defines write data to be synchronous</td>
<td>Synchronous</td>
<td>Registered</td>
</tr>
<tr>
<td>lpm_addressa_control</td>
<td>Defines that port A address lines</td>
<td>Synchronous</td>
<td>Registered</td>
</tr>
<tr>
<td>lpm_addressb_control</td>
<td>Defines that port B address lines</td>
<td>Synchronous</td>
<td>Registered</td>
</tr>
<tr>
<td>lpm_init_file</td>
<td>Defines initialization file</td>
<td>File for initializing data in the RAM</td>
<td>Name of the initialization file</td>
</tr>
</tbody>
</table>

**True Dual Port RAM with Asynchronous Read**

Note: While one port is writing and the other port tries to read or write at the same memory location, there must be a minimum tDPCLKSKEW between the two clocks.
True Dual Port RAM with Synchronous Read

Write/ Read A (WRA)
Write/ Read B (WRB)
Clk En A (CENA)
Clock A (CLKA)
Clk En B (CENB)
Clock B (CLKB)
Chip Sel A (CSA[0:1])
Chip Sel B (CSB[0:1])
Read/ Write Address A (ADA[0:8-12])
Read/ Write Address B (ADB[0:8-12])
Write Data A (DIA[0:0,1,3,7,15])
Write Data B (DIB[0:0,1,3,7,15])
RD Data A (DOA[0:0-15])
RD Data B (DOB[0:0-15])

Note: While one port is writing and the other port tries to read or write at the same memory location, there must be a minimum \( t_{DPCLKSKEW} \) between the two clocks.

For timing numbers, please refer to the ispXPLD 5000MX Data Sheet.
Pseudo Dual-Port Random Access Memory (LPM_RAM_PSEUDO)

Ports

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Description</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q</td>
<td>Out</td>
<td>Data out</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>Data</td>
<td>In</td>
<td>Data in</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>WrAddress</td>
<td>In</td>
<td>Write Address</td>
<td>Address Depth is user defined</td>
</tr>
<tr>
<td>WrClock</td>
<td>In</td>
<td>Write Clock</td>
<td></td>
</tr>
<tr>
<td>WrClockEN</td>
<td>In</td>
<td>Write Clock Enable</td>
<td></td>
</tr>
<tr>
<td>RdAddress</td>
<td>In</td>
<td>Read Address</td>
<td>Address Depth is user defined</td>
</tr>
<tr>
<td>RdClock</td>
<td>In</td>
<td>Read Clock</td>
<td></td>
</tr>
<tr>
<td>RdClockEN</td>
<td>In</td>
<td>Read Clock Enable</td>
<td></td>
</tr>
<tr>
<td>WE</td>
<td>In</td>
<td>Write Enable</td>
<td></td>
</tr>
<tr>
<td>Reset</td>
<td>In</td>
<td>Reset</td>
<td>Asynchronous Reset</td>
</tr>
</tbody>
</table>

Properties

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Comments</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>lpm_widthw</td>
<td>Defines data width for write port</td>
<td>User-defined</td>
<td>Number of data bits to write</td>
</tr>
<tr>
<td>lpm_widthadw</td>
<td>Defines address width for write port</td>
<td>User-defined</td>
<td>Number of write address lines</td>
</tr>
<tr>
<td>lpm_numwordsw</td>
<td>Defines memory depth for write</td>
<td>User-defined</td>
<td>Number of address locations</td>
</tr>
<tr>
<td>lpm_widthr</td>
<td>Defines data width for read port</td>
<td>User-defined</td>
<td>Number of data bits to read</td>
</tr>
<tr>
<td>lpm_widthadr</td>
<td>Defines address width for read port</td>
<td>User-defined</td>
<td>Number of read address lines</td>
</tr>
<tr>
<td>lpm_numwordsr</td>
<td>Defines memory depth for read</td>
<td>User-defined</td>
<td>Number of read address locations</td>
</tr>
<tr>
<td>lpm_outdata</td>
<td>Defines read data to be synchronous or asynchronous</td>
<td>User-defined</td>
<td>Registered or unregistered</td>
</tr>
<tr>
<td>lpm_addressr_control</td>
<td>Defines that read address lines will be synchronous</td>
<td>Synchronous</td>
<td>Registered</td>
</tr>
<tr>
<td>lpm_addressw_control</td>
<td>Defines that write address lines will be synchronous</td>
<td>Synchronous</td>
<td>Registered</td>
</tr>
<tr>
<td>lpm_init_file</td>
<td>Defines initialization file</td>
<td>File for initializing data in the RAM</td>
<td>Name of the initialization file</td>
</tr>
</tbody>
</table>
Pseudo Dual Port RAM with Asynchronous Read

Write Chip Select (WCS[0,1])
Write Enable (WE)
Write Clock (WCLK)
Write Clk Enable (WCEN)
Read Clock (RCLK)
Read Clk Enable (RCEN)
Write Address (WAD[0:0,1,3,7,15,31])
Read Address (RAD[0:8-13])
Write Data (WD[0:0,1,3,7,15,31])
Read Data (RD[0:0-15])

Notes:
While Write port is writing and the Read port tries to read at the same memory location, there must be a minimum tPDPCLKSKEW between the two clocks. As shown above, if Add_1 is where the the read and write is occurring then there should be a minimum clock skew of tPDPCLKSKEW between the RCLK and WCLK.

Further, when we read from an address and in the next Write clock cycle, we start writing to that address, then the Read Data gets updated tSPADDATA after the address is stable. This is shown, when we are reading Add_2 and the Read Data is Data_2. In the next write clock cycle, Add_2 is written with Data_3. The Read Data gets updated to tSPADDATA after the Add_2 is stable. Both Data_2 and Data_3 are from the same location Add_2.
Pseudo Dual Port RAM with Synchronous Read

Notes:
While the Write port is writing and the Read port tries to read at the same memory location, there must be a minimum $t_{PDPLCKSKEW}$ between the two clocks. As shown above, if Add_1 is where the the read and write is occurring then there should be a minimum clock skew of $t_{PDPLCKSKEW}$ between the RCLK and WCLK.

Further, when we read from an address and in the next Write clock cycle, we start writing to that address, then the Read Data gets updated $t_{SPADDDATA}$ after the address is stable. This is shown when we are reading Add_2 and the Read Data is Data_2. In the next write clock cycle, Add_2 is written with Data_3. The Read Data gets updated $t_{SPADDDATA}$ after the Add_2 is stable. Both Data_2 and Data_3 are from the same location, Add_2.

For timing numbers, please refer to the ispXPLD 5000MX Data Sheet.
Single-Port RAM (LPM_RAM_DQ)

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Description</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q</td>
<td>Out</td>
<td>Data Out</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>Data</td>
<td>In</td>
<td>Data In</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>Address</td>
<td>In</td>
<td>Read/Write Address</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>Clock</td>
<td>In</td>
<td>Clock</td>
<td></td>
</tr>
<tr>
<td>ClockEN</td>
<td>In</td>
<td>Clock Enable</td>
<td></td>
</tr>
<tr>
<td>WE</td>
<td>In</td>
<td>Write Enable</td>
<td></td>
</tr>
<tr>
<td>Reset</td>
<td>In</td>
<td>Reset</td>
<td>Asynchronous Reset</td>
</tr>
</tbody>
</table>

Properties

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Comments</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>lpm_width</td>
<td>Defines Data width</td>
<td>User-defined</td>
<td>Number of data bits</td>
</tr>
<tr>
<td>lpm_widthad</td>
<td>Defines address width</td>
<td>User-defined</td>
<td>Number of address lines</td>
</tr>
<tr>
<td>lpm_numwords</td>
<td>Defines memory depth</td>
<td>User-defined</td>
<td>Number of address locations</td>
</tr>
<tr>
<td>lpm_outdata</td>
<td>Defines read data to be synchronous or asynchronous</td>
<td>User-defined</td>
<td>Registered or unregistered</td>
</tr>
<tr>
<td>lpm_address_control</td>
<td>Defines the value of the read address lines. In unregistered mode, the output toggles at each address change. In registered mode, Q is toggled by the clock.</td>
<td>User-defined</td>
<td>Registered or unregistered</td>
</tr>
<tr>
<td>lpm_init_file</td>
<td>Defines initialization file</td>
<td>File for initializing data in the RAM</td>
<td>Name of the initialization file</td>
</tr>
</tbody>
</table>
Using Memory in ispXPLD 5000MX Devices

Single Port RAM with Asynchronous Read

Single Port RAM with Synchronous Read

For timing numbers, please refer to the ispXPLD 5000MX Data Sheet.
Using Memory in ispXPLD 5000MX Devices

First-In-First-Out Memory (LPM_FIFO)

Ports

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Description</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q</td>
<td>Out</td>
<td>Data Out</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>Full</td>
<td>Out</td>
<td>Flag</td>
<td>Set when FIFO is Full, user defined</td>
</tr>
<tr>
<td>Empty</td>
<td>Out</td>
<td>Flag</td>
<td>Clear (logic “0”) when FIFO is empty</td>
</tr>
<tr>
<td>AmFull</td>
<td>Out</td>
<td>Flag</td>
<td>Set at user defined value</td>
</tr>
<tr>
<td>AmEmpty</td>
<td>Out</td>
<td>Flag</td>
<td>Clear (logic “0”) at user defined value</td>
</tr>
<tr>
<td>Data</td>
<td>In</td>
<td>Data In</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>WrClock</td>
<td>In</td>
<td>Write Clock</td>
<td></td>
</tr>
<tr>
<td>WrEn</td>
<td>In</td>
<td>Write Enable</td>
<td></td>
</tr>
<tr>
<td>RdClock</td>
<td>In</td>
<td>Read Clock</td>
<td></td>
</tr>
<tr>
<td>RdEn</td>
<td>In</td>
<td>Read Enable</td>
<td></td>
</tr>
<tr>
<td>RPReset</td>
<td>In</td>
<td>Read Control Pointer</td>
<td></td>
</tr>
<tr>
<td>Reset</td>
<td>In</td>
<td>Reset</td>
<td>Asynchronous Reset</td>
</tr>
</tbody>
</table>

Properties

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Comments</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>lpm_width</td>
<td>Defines data width</td>
<td>User-defined</td>
<td>Number of data bits</td>
</tr>
<tr>
<td>lpm_widthu</td>
<td>Defines address width</td>
<td>User-defined</td>
<td>Number of address lines required to access</td>
</tr>
<tr>
<td>lpm_numwords</td>
<td>Defines memory depth</td>
<td>User-defined</td>
<td>Number of data entries the FIFO can store</td>
</tr>
<tr>
<td>lpm_amfull_flag</td>
<td>Almost full flag</td>
<td>User-defined offset</td>
<td>Offset subtracted from lpm_numwords</td>
</tr>
<tr>
<td>lpm_amempty_flag</td>
<td>Almost empty flag</td>
<td>User-defined offset</td>
<td>Offset added to address 0</td>
</tr>
</tbody>
</table>
For timing numbers, please refer to the ispXPLD 5000MX Data Sheet.
Content Addressable Memory (LPM_CAM)

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Description</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address</td>
<td>Out</td>
<td>Write Address</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>Match</td>
<td>Out</td>
<td>Flag</td>
<td>Set when match</td>
</tr>
<tr>
<td>MulMatch</td>
<td>Out</td>
<td>Flag</td>
<td>Set when Multiple matches</td>
</tr>
<tr>
<td>Data</td>
<td>In</td>
<td>Data In</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>Wad</td>
<td>In</td>
<td>Write Address</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>Clock</td>
<td>In</td>
<td>Clock</td>
<td></td>
</tr>
<tr>
<td>ClockEn</td>
<td>In</td>
<td>Clock Enable</td>
<td></td>
</tr>
<tr>
<td>We</td>
<td>In</td>
<td>Write Enable</td>
<td></td>
</tr>
<tr>
<td>EnMask</td>
<td>In</td>
<td>Enable Mask Register</td>
<td>Enables use of global mask register</td>
</tr>
<tr>
<td>WrMask</td>
<td>In</td>
<td>Write Mask Register</td>
<td>Enables writing to the Mask Register</td>
</tr>
<tr>
<td>WrDC</td>
<td>In</td>
<td>Write Don’t Care</td>
<td>Don’t Cares can be written to the CAM</td>
</tr>
<tr>
<td>Reset</td>
<td>In</td>
<td>Reset</td>
<td>Asynchronous Reset</td>
</tr>
</tbody>
</table>

Properties

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Comments</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>lpm_width</td>
<td>Defines data width</td>
<td>User-defined</td>
<td>Number of data bits</td>
</tr>
<tr>
<td>lpm_widthad</td>
<td>Defines address width</td>
<td>User-defined</td>
<td>Number of address lines</td>
</tr>
<tr>
<td>lpm_numwords</td>
<td>Defines memory depth</td>
<td>User-defined</td>
<td>Number of address locations</td>
</tr>
<tr>
<td>lpm_init_file</td>
<td>Defines initialization file</td>
<td>File for initializing data in the CAM</td>
<td>Name of the initialization file</td>
</tr>
</tbody>
</table>
CAM with Asynchronous Read

Write Enable (WE)
En Mask Reg (EN_MASK)
WR Mask Reg (WR_MASK)
WR don’t care (WR_DC)
Clock Enable (CE)
CLK (CLK)
Write / Comp Data (WD[0:31])
Write Address (WAD[0:6])
Match Out (MATCH)
Multi-Match Out (MUL_Match)
CAM Output (CO[0:6])

For timing numbers, please refer to the ispXPLD 5000MX Data Sheet.

CAM with Synchronous Read

Write Enable (WE)
En Mask Reg (EN_MASK)
WR Mask Reg (WR_MASK)
WR don’t care (WR_DC)
Clock Enable (CE)
CLK (CLK)
Write / Comp Data (WD[0:31])
Write Address (WAD[0:6])
Match Out (MATCH)
Multi-Match Out (MUL_Match)
CAM Output (CO[0:6])

For timing numbers, please refer to the ispXPLD 5000MX Data Sheet.
Read-Only Memory (LPM_ROM)

### Ports

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Description</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q</td>
<td>Out</td>
<td>Data Out</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>Address</td>
<td>In</td>
<td>Read Address</td>
<td>Port width is user defined</td>
</tr>
<tr>
<td>OutClock</td>
<td>In</td>
<td>Clock</td>
<td></td>
</tr>
<tr>
<td>OutClockEn</td>
<td>In</td>
<td>Clock Enable</td>
<td></td>
</tr>
<tr>
<td>Reset</td>
<td>In</td>
<td>Reset</td>
<td>Asynchronous Reset</td>
</tr>
</tbody>
</table>

### Properties

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Comments</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>lpm_width</td>
<td>Defines data width</td>
<td>User-defined</td>
<td>Number of data bits</td>
</tr>
<tr>
<td>lpm_widthad</td>
<td>Defines address width</td>
<td>User-defined</td>
<td>Number of address lines</td>
</tr>
<tr>
<td>lpm_numwords</td>
<td>Defines memory depth</td>
<td>User-defined</td>
<td>Number of address locations</td>
</tr>
<tr>
<td>lpm_outdata</td>
<td>Defines read data to be synchronous or asynchronous</td>
<td>User-defined</td>
<td>Registered or unregistered</td>
</tr>
<tr>
<td>lpm_address_control</td>
<td>Defines the value of the read address lines. In unregistered mode, the output toggles at each address change. In registered mode, Q is toggled by the clock.</td>
<td>User-defined</td>
<td>Registered or unregistered</td>
</tr>
<tr>
<td>lpm_init_file</td>
<td>Defines initialization file</td>
<td>File for initializing data in the ROM</td>
<td>Name of the initialization file</td>
</tr>
</tbody>
</table>

### ROM with Asynchronous Read

![Diagram of ROM operation](image)
ROM with Synchronous Read

For timing numbers, please refer to the ispXPLD 5000MX Data Sheet.
Appendix A. Memory Primitive Source Examples (Verilog)

Note: The Verilog templates shown here can also be found in the software examples directory:

\<isptools\_installation\_directory>\ispcpld\examples\ispXPLD\verilog

**True Dual-Port Random Access Memory (LPM_RAM_DP)**

```verilog
module tramdp8kx2x2(
    QA,
    QB,
    DataInA, AddressA,
    DataInB, AddressB,
    ClockA, ClockEnA,
    ClockB, ClockEnB,
    WrA, WrB,
    ResetA, ResetB);

output [1:0] QA;
output [1:0] QB;
input [1:0] DataInA;
input [12:0] AddressA;
input [1:0] DataInB;
input [12:0] AddressB;
input ClockA,ClockEnA,ClockB,ClockEnB,WrA,WrB,ResetA,ResetB;

L_RAMDP
U0(.QA(QA),.QB(QB),.DataInA(DataInA),.AddressA(AddressA),.DataInB(DataInB),.AddressB(AddressB),.ClockA(ClockA),.ClockEnA(ClockEnA),.ClockB(ClockB),.ClockEnB(ClockEnB),.WrA(WrA),.WrB(WrB),.ResetA(ResetA),.ResetB(ResetB));

defparam U0.lpm_widtha=2;
defparam U0.lpm_widthada=13;
defparam U0.lpm_numwordsa=8192;
defparam U0.lpm_widthb=2;
defparam U0.lpm_widthadb=13;
defparam U0.lpm_numwordsb=8192;
defparam U0.lpm_outdata = “REGISTERED”;
defparam U0.lpm_addressa\_control = “REGISTERED”;
defparam U0.lpm_addressb\_control = “REGISTERED”;
defparam U0.lpm_init\_file = “RAM\_init”;

defmodule
module L_RAMDP(
    QA,
    QB,
    DataInA, AddressA,
```
DataInB, AddressB, ClockA, ClockEnA, ClockB, ClockEnB, WrA, WrB, ResetA, ResetB);

    parameter lpm_type = "LPM_RAM_DP";
    parameter lpm_widtha  = 1;
    parameter lpm_widthada = 1;
    parameter lpm_numwordsa  = 1;
    parameter lpm_widthb  = 1;
    parameter lpm_widthadb = 1;
    parameter lpm_numwordsb = 1;
    parameter lpm_indata = "REGISTERED";
    parameter lpm_outdata = "UNREGISTERED";
    parameter lpm_addressa_control = "REGISTERED";
    parameter lpm_addressb_control = "REGISTERED";
    parameter lpm_hint = "UNUSED";
    parameter lpm_init_file = "dummy";

    output [lpm_widtha-1:0] QA;
    output [lpm_widthb-1:0] QB;
    input [lpm_widtha-1:0] DataInA;
    input [lpm_widthada-1:0] AddressA;
    input [lpm_widthb-1:0] DataInB;
    input [lpm_widthadb-1:0] AddressB;
    input ClockA,ClockEnA,ClockB,ClockEnB,WrA,WrB,ResetA,ResetB;

endmodule  //lpm_ramdp
**Pseudo Dual-Port Random Access Memory (LPM_RAM_PSEUDO)**

```verilog
module tramdps16kwx2rx2(
    Q,
    Data,
    WrAddress,
    RdAddress,
    WrClock,
    WrClockEn,
    RdClock,
    RdClockEn,
    WE,
    Reset);

output [1:0] Q;
input [1:0] Data;
input [13:0] WrAddress;
input [13:0] RdAddress;
input WrClock,WrClockEn,RdClock,RdClockEn,WE,Reset;

L_RAMDPS
U0(.Q(Q),.Data(Data),.WrAddress(WrAddress),.RdAddress(RdAddress),.WrClock(WrClock),.WrClockEn(WrClockEn),.RdClock(RdClock),.RdClockEn(RdClockEn),.WE(WE),.Reset(Reset));

defparam U0.lpm_widthw=2;
defparam U0.lpm_widthadw=14;
defparam U0.lpm_numwordsw=16384;
defparam U0.lpm_widthr=2;
defparam U0.lpm_widthadr=14;
defparam U0.lpm_numwordsr=16384;
defparam U0.lpm_outdata = "REGISTERED";
defparam U0.lpm_addressr_control  = "REGISTERED";
defparam U0.lpm_init_file="RAM_init";

endmodule

module L_RAMDPS(
    Q,
    Data,
    WrAddress,
    RdAddress,
    WrClock,
    WrClockEn,
    RdClock,
    RdClockEn,
    WE,
    Reset);

parameter lpm_type = "LPM_RAM_DP_PSEUDO";
parameter lpm_widthw = 1;
parameter lpm_widthr = 1;
parameter lpm_numwordsw = 1;
parameter lpm_widthadw = 1;
```
parameter lpm_widthadr = 1;
parameter lpm_numwordsr = 1;
parameter lpm_indata = “REGISTERED”;
parameter lpm_outdata = “UNREGISTERED”;
parameter lpm_addressw_control = “REGISTERED”;
parameter lpm_addressr_control = “REGISTERED”;
parameter lpm_hint = “UNUSED”;
parameter lpm_init_file = “dummy”;

output [lpm_widthr-1:0] Q;
input [lpm_widthw-1:0] Data;
input [lpm_widthadw-1:0] WrAddress;
input [lpm_widthadr-1:0] RdAddress;
input WrClock,WrClockEn,RdClock,RdClockEn,WE,Reset;

endmodule // lpm_ram_dp_pseudo
Random Access Memory (LPM_RAM_DQ)

module tramdq16kx2(
    Q,
    Data,
    Address,
    Clock,
    ClockEn,
    WE,
    Reset);
output [1:0] Q;
input [1:0] Data;
input [13:0] Address;
input Clock,ClockEn,WE,Reset;

L_RAMDQ
U0(.Q(Q),.Data(Data),.Address(Address),.Clock(Clock),.ClockEn(ClockEn),.WE(WE ),.Reset(Reset));

defparam U0.lpm_width=2;
defparam U0.lpm_widthad=14;
defparam U0.lpm_numwords=16384;
defparam U0.lpm_outdata="REGISTERED";
defparam U0.lpm_address_control="REGISTERED";
defparam U0.lpm_init_file="RAM_init";
endmodule

module L_RAMDQ(
    Q,
    Data,
    Address,
    Clock,
    ClockEn,
    WE,
    Reset);

    parameter lpm_type = "LPM_RAM_DQ";
    parameter lpm_width     = 1;
    parameter lpm_numwords  = 1;
    parameter lpm_widthad   = 1;
    parameter lpm_indata    = "REGISTERED";
    parameter lpm_outdata   = "UNREGISTERED";
    parameter lpm_address_control  = "REGISTERED";
    parameter lpm_hint = "UNUSED";
    parameter lpm_init_file = "dummy";

    output [lpm_width-1:0] Q;
    input [lpm_width-1:0] Data;
    input [lpm_widthad-1:0] Address;
    input Clock,ClockEn,WE,Reset;

e ndmodule // lpm_ram_dq
First-In-First-Out Memory (LPM_FIFO_DC)

module test_fifo16kx2
(Q,Full,Empty,AlmostFull,AlmostEmpty,Data,WrClock,WrEn,RdClock,RdEn,Reset,RPReset);

output [1:0] Q;
output Full,Empty,AlmostFull,AlmostEmpty;
input [1:0] Data;
input WrClock,WrEn,RdClock,RdEn,Reset,RPReset;

L_FIFO U0(.Q(Q),
  .Full(Full),
  .Empty(Empty),
  .AlmostFull(AlmostFull),
  .AlmostEmpty(AlmostEmpty),
  .Data(Data),
  .WrClock(WrClock),
  .WrEn(WrEn),
  .RdClock(RdClock),
  .RdEn(RdEn),
  .Reset(Reset),
  .RPReset(RPReset)
);

defparam U0.lpm_width=2;
defparam U0.lpm_widthu=14;
defparam U0.lpm_numwords=16384;
defparam U0.lpm_amfull_flag=11;
defparam U0.lpm_amempty_flag=11;
endmodule

module L_FIFO(Q,Full,Empty,AlmostFull,AlmostEmpty,Data,WrClock,WrEn,RdClock,RdEn,RPReset);
parameter lpm_type = “LPM_FIFO_DC”;
parameter lpm_width = 1;
parameter lpm_widthu = 1;
parameter lpm_numwords = 2;
parameter lpm_amfull_flag=1;
parameter lpm_amempty_flag=1;
parameter lpm_hint = “UNUSED”;

output [lpm_width-1:0] Q;
output Full;
output Empty;
output AlmostFull;
output AlmostEmpty;
input [lpm_width-1:0] Data;
input WrClock;
input WrEn;
input RdClock;
input RdEn;

endmodule
input  Reset;
input  RPReset;

endmodule // lpm_fifo
Using Memory in ispXPLD 5000MX Devices

Content Addressable Memory (LPM_CAM)

module tcam128x48
  (Address,Match,MulMatch,Wad,Data,Clock,ClockEn,We,EnMask,WrMask,WrDc,Reset);
  output [6:0] Address;
  output Match,MulMatch;
  input [47:0] Data;
  input [6:0] Wad;
  input Clock,ClockEn,We,EnMask,WrMask,WrDc,Reset;
endmodule

L_CAM
U0(.Address(Address),.Match(Match),.MulMatch(MulMatch),.WrAddress(Wad),.Data(Data),.Clock(Clock),.ClockEn(ClockEn),.WE(We),.EnMask(EnMask),.WrMask(WrMask),.WrDC(WrDc),.Reset(Reset));
defparam U0.lpm_width=48;
defparam U0.lpm_widthad=7;
defparam U0.lpm_numwords=128;
defparam U0.lpm_init_file= “CAM_init”;
endmodule

module L_CAM(Address,Match,MulMatch,WrAddress,Data,Clock,ClockEn,WE,EnMask,WrMask,WrDC,Reset);
  parameter lpm_type = “LPM_CAM”;
  parameter lpm_width  = 1;
  parameter lpm_widthad = 1;
  parameter lpm_numwords = 1;
  parameter lpm_hint = “UNUSED”;
  parameter lpm_init_file = “dummy”;

  output [lpm_widthad-1:0] Address;
  output Match;
  output MulMatch;
  input [lpm_widthad-1:0] WrAddress;
  input [lpm_width-1:0] Data;
  input Clock;
  input ClockEn;
  input WE;
  input EnMask;
  input WrMask;
  input WrDC;
  input Reset;
endmodule // lpm_cam
Read-Only Memory (LPM_ROM)

```verilog
module test_rom16kx2(
    Q,
    Address,
    OutClock,
    OutClockEn,
    Reset);
output [1:0] Q;
input [13:0] Address;
input OutClock,OutClockEn,Reset;

L_ROM
U0(.Q(Q),.Address(Address),.OutClock(OutClock),.OutClockEn(OutClockEn),.Reset(Reset));

defparam U0.lpm_width=2;
defparam U0.lpm_widthad=14;
defparam U0.lpm_numwords=16384;
defparam U0.lpm_outdata="REGISTERED";
defparam U0.lpm_address_control="UNREGISTERED";
defparam U0.lpm_init_file ="ROM_init";
endmodule

module L_ROM(
    Q,
    Address,
    OutClock,
    OutClockEn,
    Reset);

    parameter lpm_type = "LPM_ROM";
    parameter lpm_width     = 1;
    parameter lpm_numwords  = 1;
    parameter lpm_widthad   = 1;
    parameter lpm_outdata   = "REGISTERED";
    parameter lpm_address_control = "UNREGISTERED";
    parameter lpm_hint = "UNUSED";
    parameter lpm_init_file = "dummy";

    output [lpm_width-1:0] Q;
    input [lpm_widthad-1:0] Address;
    input OutClock,OutClockEn,Reset;

endmodule // lpm_rom
```
Appendix B. Memory Primitive Source Examples (VHDL)

Note: The VHDL templates shown here can also be found in the software examples directory:

\isanalysisdir\ispcpld\examples\ispXPLD\VHDL

True Dual-Port Random Access Memory (LPM_RAM_DP)

```vhdl
library IEEE;
use IEEE.std_logic_1164.all;
LIBRARY lc5kmx;
USE lc5kmx.components.all;

entity tramdp8kx2x2 is
  port (  
    DataInA       : in std_logic_vector( 1 downto 0);
    AddressA      : in std_logic_vector( 12 downto 0);
    DataInB       : in std_logic_vector( 1 downto 0);
    AddressB      : in std_logic_vector( 12 downto 0);
    ClockA        : in std_logic;
    ClockEnA      : in std_logic;
    ClockB        : in std_logic;
    ClockEnB      : in std_logic;
    WrA           : in std_logic;
    WrB           : in std_logic;
    ResetA        : in std_logic;
    ResetB        : in std_logic;
    QA            : out std_logic_vector(1 downto 0);
    QB            : out std_logic_vector(1 downto 0));
end tramdp8kx2x2;

architecture behave of tramdp8kx2x2 is
  component L_RAMDP 
    generic(      
      LPM_TYPE      : string := "LPM_RAM_DP";
      LPM_WIDTHA    : positive := 1;
      LPM_WIDTHADA  : positive := 1;
      LPM_NUMWORDSA : positive := 2;
      LPM_WIDTHB    : positive := 1;
      LPM_WIDTHADB  : positive := 1;
      LPM_NUMWORDSB : positive := 2;
      LPM_INDATA    : string := "REGISTERED";
      LPM_OUTDATA   : string := "UNREGISTERED";
      LPM_ADDRESSA_CONTROL : string := "REGISTERED";
      LPM_ADDRESSB_CONTROL : string := "REGISTERED";
      LPM_INIT_FILE : string := "dummy";
      LPM_HINT      : string := "UNUSED";
    )
    port(  
      DataInA : in std_logic_vector(LPM_WIDTHA-1 downto 0);
      AddressA: in std_logic_vector(LPM_WIDTHADA-1 downto 0);
      DataInB : in std_logic_vector(LPM_WIDTHB-1 downto 0);
    );
end component L_RAMDP;
```
Using Memory in Lattice Semiconductor ispXPLD 5000MX Devices

AddressB: in std_logic_vector(LPM_WIDTHADB-1 downto 0);
ClockA : in std_logic := '0';
ClockEnA : in std_logic := '0';
ClockB : in std_logic := '0';
ClockEnB : in std_logic := '0';
WrA : in std_logic;
WrB : in std_logic;
ResetA : in std_logic;
ResetB : in std_logic;
QA : out std_logic_vector(LPM_WIDTHA-1 downto 0);
QB : out std_logic_vector(LPM_WIDTHB-1 downto 0));
end component;

begin
    U0: L_RAMDP
        generic map (
            LPM_WIDTHA => 2,
            LPM_WIDTHADA => 13,
            LPM_NUMWORDSA => 8192,
            LPM_WIDTHB => 2,
            LPM_WIDTHADB => 13,
            LPM_NUMWORDSB => 8192,
            LPM_INDATA => "REGISTERED",
            LPM_OUTDATA => "UNREGISTERED",
            LPM_ADDRESSA_CONTROL => "REGISTERED",
            LPM_ADDRESSB_CONTROL => "REGISTERED",
            LPM_INIT_FILE => "RAM_init")
        port map (
            DataInA => DataInA,
            AddressA => AddressA,
            DataInB => DataInB,
            AddressB => AddressB,
            ClockA => ClockA,
            ClockEnA => ClockEnA,
            ClockB => ClockB,
            ClockEnB => ClockEnB,
            WrA => WrA,
            WrB => WrB,
            ResetA => ResetA,
            ResetB => ResetB,
            QA => QA,
            QB => QB);
end behave;
library IEEE;
use IEEE.std_logic_1164.all;
LIBRARY lc5kmx;
USE lc5kmx.components.all;

entity tramdps16kwx2rx2 is

port ( 
  Data     : in std_logic_vector(1 downto 0);
  WrAddress : in std_logic_vector(13 downto 0);
  RdAddress : in std_logic_vector(13 downto 0);
  WrClock   : in std_logic;
  WrClockEn : in std_logic;
  RdClock   : in std_logic;
  RdClockEn : in std_logic;
  WE        : in std_logic;
  Reset     : in std_logic;
  Q         : out std_logic_vector(1 downto 0));
end tramdps16kwx2rx2;

architecture struct of tramdps16kwx2rx2 is

component L_RAMDPS

generic(
  lpm_type             : string := "LPM_RAM_DP_PSEUDO";
  lpm_widthw           : integer := 1;
  lpm_widthr           : integer := 1;
  lpm_numwordsw        : integer := 1;
  lpm_widthadw         : integer := 1;
  lpm_widthadr         : integer := 1;
  lpm_numwordsr        : integer := 1;
  lpm_indata           : string := "REGISTERED";
  lpm_outdata          : string := "UNREGISTERED";
  lpm_addressw_control : string := "REGISTERED";
  lpm_addressr_control : string := "REGISTERED";
  lpm_init_file        : string := "dummy";
  lpm_hint             : string := "UNUSED");

port(
  Data     : in std_logic_vector(lpm_widthw-1 downto 0);
  WrAddress:in std_logic_vector(lpm_widthadw-1 downto 0);
  RdAddress:in std_logic_vector(lpm_widthadr-1 downto 0);
  WrClock   : in std_logic := 0;
  WrClockEn : in std_logic := 0;
  RdClock   : in std_logic := 0;
  RdClockEn : in std_logic := 0;
  WE        : in std_logic;
  Reset     : in std_logic;
  Q         : out std_logic_vector(lpm_widthr-1 downto 0));
end component;
begin
lpm_gen: L_RAMDPS
    generic map (
        lpm_width => 2,
        lpm_widthadw => 14,
        lpm_numwordsw => 16384,
        lpm_widthr => 2,
        lpm_widthadr => 14,
        lpm_numwordsr => 16384,
        lpm_indata => "REGISTERED",
        lpm_addressr_control => "REGISTERED",
        lpm_init_file => "RAM_init",
        lpm_indata => "UNREGISTERED",
    )
    port map ( Data => Data,
          WrAddress => WrAddress,
          RdAddress => RdAddress,
          WrClock => WrClock,
          WrClockEn => WrClockEn,
          RdClock => RdClock,
          RdClockEn => RdClockEn,
          WE => WE,
          Reset => Reset,
          Q => Q);
end struct;
Random Access Memory (LPM_RAM_DQ)

library IEEE;
use IEEE.std_logic_1164.all;
LIBRARY lc5kmx;
USE lc5kmx.components.all;

entity tramdq16kx2 is

    port (
        Data            : in std_logic_vector( 1 downto 0);
        Address         : in std_logic_vector( 13 downto 0);
        Clock           : in std_logic;
        ClockEn         : in std_logic;
        WE              : in std_logic;
        Reset           : in std_logic;
        Q               : out std_logic_vector(1 downto 0)));
end tramdq16kx2 ;

architecture behave of tramdq16kx2 is

component L_RAMDQ
    generic ( 
        LPM_TYPE      : string := "LPM_RAM_DQ";
        LPM_WIDTH     : positive := 1;
        LPM_WIDTHAD   : positive := 1;
        LPM_NUMWORDS  : positive := 2;
        LPM_INDATA    : string := "REGISTERED";
        LPM_OUTDATA   : string := "UNREGISTERED";
        LPM_ADDRESS_CONTROL   : string := "REGISTERED";
        LPM_INIT_FILE : string := "dummy";
        LPM_HINT      : string := "UNUSED");
    port ( 
        Data    : in std_logic_vector(LPM_WIDTH-1 downto 0);
        Address : in std_logic_vector(LPM_WIDTHAD-1 downto 0);
        Clock         : in std_logic := '0';
        ClockEn       : in std_logic := '0';
        WE            : in std_logic;
        Reset         : in std_logic;
        Q       : out std_logic_vector(LPM_WIDTH-1 downto 0));
end component ;

begin
    U0: L_RAMDQ
        generic map ( 
            LPM_WIDTH     => 2,
            LPM_WIDTHAD   => 14,
            LPM_NUMWORDS  => 16384,
            LPM_ADDRESS_CONTROL => "UNREGISTERED",
            LPM_INIT_FILE => "RAM_init",
            LPM_OUTDATA   => "UNREGISTERED")
        port map ( 
            Data    => Data,
            Address => Address,
            Clock   => Clock,
            ClockEn => ClockEn,
            WE      => WE,
            Reset   => Reset,
            Q       => Q));
Address => Address,
Clock => Clock,
ClockEn => ClockEn,
WE => WE,
Reset => Reset,
Q => Q);

end behave;
First-In-First-Out Memory (LPM_FIFO_DC)

LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
LIBRARY lc5kmx;
USE lc5kmx.components.all;

entity tfifo4kx4 is
  port (
    Data         : in std_logic_vector(3 downto 0);
    WrClock      : in std_logic;
    WrEn         : in std_logic;
    RdClock      : in std_logic;
    RdEn         : in std_logic;
    Reset        : in std_logic;
    RPReset      : in std_logic;
    Q            : out std_logic_vector(3 downto 0);
    Full         : out std_logic;
    Empty        : out std_logic;
    AlmostFull   : out std_logic;
    AlmostEmpty  : out std_logic);
end tfifo4kx4;

architecture struct of tfifo4kx4 is

component L_FIFO
  generic (
    lpm_type      : string  := "LPM_FIFO_DC";
    lpm_width     : integer := 1;
    lpm_widthu    : integer := 1;
    lpm_numwords  : integer := 2;
    lpm_amfull_flag: integer := 1;
    lpm_amempty_flag: integer := 1;
    lpm_hint      : string  := "UNUSED";
  )
  port (  
    Data        :  in  std_logic_vector (lpm_width-1 downto 0);
    WrClock       :  in  std_logic;
    WrEn          :  in  std_logic;
    RdClock       :  in  std_logic;
    RdEn          :  in  std_logic;
    Reset         :  in  std_logic;
    RPReset       :  in  std_logic;
    Q           :  out  std_logic_vector (lpm_width-1 downto 0);
    Full          :  out  std_logic;
    Empty         :  out  std_logic;
    AlmostFull    :  out  std_logic;
    AlmostEmpty   :  out  std_logic);
end component;

begin
U0: L_FIFO
Using Memory in Lattice Semiconductor ispXPLD 5000MX Devices

```vhdl
    generic map (LPM_WIDTH    => 4,
                 LPM_WIDTHU   => 12,
                 LPM_AMFULL_FLAG => 1,
                 LPM_AMEMPTY_FLAG => 1,
                 LPM_NUMWORDS => 4096)
    port map (   Data        => Data,
                 WrClock     => WrClock,
                 WrEn        => WrEn,
                 RdClock     => RdClock,
                 RdEn        => RdEn,
                 Reset       => Reset,
                 RPReset     => RPReset,
                 Q           => Q,
                 Full        => FULL,
                 Empty       => EMPTY,
                 AlmostFull  => AlmostFull,
                 AlmostEmpty => AlmostEmpty);
end struct;
```
Content Addressable Memory (LPM_CAM)

```vhdl
library IEEE;
use IEEE.std_logic_1164.all;
LIBRARY lc5kmx;
USE lc5kmx.components.all;

entity tcam128x48 is
  port (  
    Data         : in std_logic_vector(47 downto 0);
    WrAddress    : in std_logic_vector(6 downto 0);
    ClockEn      : in std_logic;
    Clock        : in std_logic;
    We           : in std_logic;
    EnMask       : in std_logic;
    WrMask       : in std_logic;
    WrDc         : in std_logic;
    Reset        : in std_logic;
    Address      : out std_logic_vector(6 downto 0);
    Match        : Out std_logic;
    MulMatch     : Out std_logic);
end tcam128x48 ;

architecture struct of  tcam128x48 is

component L_CAM
  generic (  
    lpm_type               : string  := "LPM_CAM";
    lpm_width              : integer := 1;
    lpm_numwords           : integer := 1;
    lpm_widthad            : integer := 1;
    lpm_init_file   : string := "dummy";
    lpm_init_flag   : integer := 0;
    lpm_hint               : string  := "UNUSED");
  port(  
    Data      : in  std_logic_vector(lpm_width-1 downto 0);
    WrAddress     : in  std_logic_vector(6 downto 0);
    ClockEn       : in  std_logic;
    Clock         : in  std_logic;
    WE            : in  std_logic;
    EnMask        : in  std_logic;
    WrMask        : in  std_logic;
    WrDc          : in  std_logic;
    Reset         : in  std_logic;
    Address       : out std_logic_vector(6 downto 0);
    Match         : Out std_logic;
    MulMatch      : Out std_logic);
end component ;

begin
  U0: L_CAM
    generic map (LPM_WIDTH => 48,
```
LPM_WIDTHAD => 7,
LPM_NUMWORDS => 128,
LPM_INIT_FILE => "CAM_init",
LPM_INIT_FLAG => 1)

port map (   Data        => Data,
              WrAddress   => WrAddress,
              ClockEn     => ClockEn,
              Clock       => Clock,
              WE          => We,
              EnMask      => EnMask,
              WrMask      => Wrmask,
              WrDC        => WrDc,
              Reset       => Reset,
              Address     => Address,
              Match       => Match,
              MulMatch    => MulMatch);

end struct;
Read-Only Memory (LPM_ROM)

library IEEE;
use IEEE.std_logic_1164.all;
LIBRARY lc5kmx;
USE lc5kmx.components.all;

entity trom16kx2 is
  port (  
    Address         : in std_logic_vector( 13 downto 0);  
    OutClock        : in std_logic;  
    OutClockEn      : in std_logic;  
    Reset           : in std_logic;  
    Q               : out std_logic_vector(1 downto 0));
end trom16kx2;

architecture struct of trom16kx2 is

component L_ROM
  generic (  
    lpm_type               : string  := "LPM_ROM";
    lpm_width              : integer := 1;
    lpm_numwords           : integer := 2;
    lpm_widthad            : integer := 1;
    lpm_outdata            : string  := "UNREGISTERED";
    lpm_address_control    : string  := "REGISTERED";
    lpm_init_file          : string := "dummy";
    lpm_hint               : string  := "UNUSED");
  port (  
    Address : in  std_logic_vector (lpm_widthad-1 downto 0);  
    OutClock      : in  std_logic;  
    OutClockEn    : in  std_logic;  
    Reset         : in  std_logic;  
    Q       : out std_logic_vector (lpm_width-1 downto 0));
end component;

attribute syn_black_box: boolean;
attribute syn_black_box of L_ROM: component is true;

begin
U0: L_ROM
  generic map (  
    LPM_WIDTH     => 2,
    LPM_WIDTHAD   => 14,
    LPM_NUMWORDS  => 16384,
    LPM_OUTDATA   => "REGISTERED",
    LPM_ADDRESS_CONTROL => "REGISTERED",
    LPM_INIT_FILE => "ROM_init")
  port map (  
    Address       => Address,
    OutClock      => OutClock,
end struct;

OutClockEn => OutClockEn,
Reset    => Reset,
Q         => Q);
Appendix C. Initialization File Usage Guide

Introduction

The initialization file is a text file primarily used for preloading user-specified data into the memory array. This file is mainly used for configuring ROM, but is optional for dual-port, pseudo dual port and single port SRAM, FIFO and CAM modes.

Figure 6 is an example of an initialization file.

Figure 6. Sample Initialization File (20x32)

1111111111111111000000000010001
11111111111111100000000000010000
1111111111111111111111111110001
11111111111110000000000000010000
11111111111110000000000000000001
11111111111110000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110
00000000000000000000000000000110

Address locations are numbered sequentially from 0 to lpm_numwords -1. The first or topmost entry corresponds to the initialization data at address 0, and the last entry to address LPM_NUMWORDS-1. Bits are read right to left, starting from the LSB to MSB. In the initialization file shown above for example, the top right-most bit correlates to bit 0 of Address 0, while the bottom left-most bit correlates to bit 31 of Address 19. Initialization data can only be entered in binary format.

Data depth and width are defined by the size of the user instantiated memory. The number of rows corresponds to the number of address locations in the array (depth), and the number of columns matches the data width. Inputs are specified in binary format, and each bit can either be a 1, 0, X (don’t care) or a U (undefined). Note that ‘X’ and ‘U’ inputs only apply for CAM. Excess bits and/or undefined characters in the initialization file are flagged as errors during compilation.

An initialization file can have any name, but it should match the filename specified in the HDL source file. The file cannot have a trailing three-character extension or file type. Initialization filenames with trailing extensions are not valid, and therefore flagged as errors during compilation.

To preload memory using an initialization file, simply define the ‘lpm_init_file’ parameter in your top-level HDL source file and specify the initialization file name. Figure 7 shows an example of a VHDL ROM module using an initialization file. In this case, the ‘lpm_init_file: string: = “ROM_init”;’ declaration was added into the component instantiation. The same concept applies for Verilog designs. The example shown in Figure 8 has been modified to include the ‘defparam U0.lpm_init_file=“init1”;’ declaration.
Figure 7. VHDL ROM instantiation with lpm_init_file defined

entity trom512x121 is

    port (
        Address       : in std_logic_vector( 8 downto 0);
        OutClock      : in std_logic;
        OutClockEn    : in std_logic;
        Reset         : in std_logic;
        Q             : out std_logic_vector(120 downto 0));

end trom512x121 ;

architecture struct of trom512x121 is

component L_ROM

    generic (lpm_type               : string  := "LPM_ROM";
             lpm_width              : integer := 1;
             lpm_numwords           : integer := 1;
             lpm_widthad            : integer := 1;
             lpm_outdata            : string  := "UNREGISTERED";
             lpm_address_control    : string  := "REGISTERED";
             lpm_init_file          : string := "ROM_init";
             lpm_hint               : string  := "UNUSED"));

    port (Address       : in  std_logic_vector (lpm_widthad-1 downto 0);
          OutClock      : in  std_logic;
          OutClockEn    : in  std_logic;
          Reset         : in  std_logic;
          Q             : out std_logic_vector (lpm_width-1 downto 0));

end component ;

begin

U0: L_ROM

    generic map (LPM_WIDTH     => 121,
                 LPM_WIDTHAD   => 9,
                 LPM_NUMWORDS  => 512,
                 LPM_OUTDATA   => "REGISTERED",
                 LPM_ADDRESS_CONTROL => "REGISTERED",
                 LPM_INIT_FILE => "ROM_init")

    port map (Address       => Address,
              OutClock      => OutClock,
              OutClockEn    => OutClockEn,
              Reset         => Reset,
              Q             => Q);

end struct;
module test_rom512x121(
    Q,
    Address,
    OutClock,
    OutClockEn,
    Reset);
output [120:0] Q;
input [8:0] Address;
input OutClock,OutClockEn,Reset;
L_ROM U0(.Q(Q),.Address(Address),.OutClock(OutClock),.OutClockEn(OutClockEn),.Reset(Reset));
defparam U0.lpm_width=121;
defparam U0.lpm_widthad=9;
defparam U0.lpm_numwords=512;
defparam U0.lpm_outdata=“UNREGISTERED”; defparam U0.lpm_init_file=“init1”; endmodule

module L_ROM(
    Q,
    Address,
    OutClock,
    OutClockEn,
    Reset);

    parameter lpm_type = “LPM_ROM“;
    parameter lpm_width    = 1;
    parameter lpm_numwords = 1;
    parameter lpm_widthad  = 1;
    parameter lpm_outdata  = “UNREGISTERED“;
    parameter lpm_address_control = “REGISTERED“;
    parameter lpm_hint = “UNUSED“;
    parameter lpm_init_file=“dummy“;

    output [lpm_width-1:0] Q;
    input [lpm_widthad-1:0] Address;
    input OutClock,OutClockEn,Reset;
endmodule // lpm_rom

For additional examples, refer to Appendices A and B.
Common Mistakes and Error Messages

Most initialization file issues are related to the memory file size or the filename format. The most common errors in generating initialization files are:

1. Specifying an incorrect depth (number of rows) or width (number of columns)
2. Using invalid filenames (i.e. CAM_init.dat)
3. Using invalid characters (i.e. Use of any other character aside from a ‘1’, ‘0’ or ‘X’)

Below are some sample error messages that can help diagnose an initialization file problem. For reference, the following example uses a 96X128 CAM.

Figure 9 shows the error generated when the initialization file data width exceeds the predefined CAM width. Because the CAM configuration width is set at 96, and the initialization file data has 98 bits, an error is generated by the compiler.

Figure 9. Error: Data width is greater than the defined memory width

```
SuperCool Module Compiler
Copyright (c) 2001 by Lattice Semiconductor Corporation
All Rights Reserved

/* *****************************/
Input Command Information....
MC_ARCHITECT: eLPM_SUPERCOOL
MC_STRATEGY: eLPM_DELAY_ROW
DEVICE_NAME: SC512
DESIGN_PATH: /
DESIGN_FILE_NAME: l_cam_lpm_cam_96_7_128_unused_.Ldb
DESIGN_NAME: l_cam_lpm_cam_96_7_128_unused_
LPM_CODE: 0x0000fff 32767
LPM_TYPE: MC_LPM_CAM 26
MODEL_GEN: eLPM_EDIF 2

CAM Configuration: 1x2 CAM128X48C
Start logic expansion on design l_cam_lpm_cam_96_7_128_unused_ ..... 

ERROR: Format Error<line 0> Length <98> is greater than 96. 
Hit 'Enter' or 'Return' key to quit.
```

Figure 10 shows an error generated by the compiler when the initialization file data exceeds the total word count in the CAM array. By definition, the CAM can only hold 128 words. Since the initialization file has 129 words (rows), the compiler automatically errors out.
Using Memory in Lattice Semiconductor ispXPLD 5000MX Devices

**Figure 10. Error: Data depth is greater than the defined number of words**

```plaintext
SuperCool Module Compiler
Copyright (c) 2001 by Lattice Semiconductor Corporation
All Rights Reserved

/*
 * This file is part of the SuperCool Compiler.
 * SuperCool is a compiler for the EPLD architecture.
 * It generates logic for the EPLD device.
 */

/*
 * Copyright (c) 2001 by Lattice Semiconductor Corporation
 * All Rights Reserved
 */

Input Command Information.....
FULL_FILE_PATH: /
MC_Architect: eLPM_SUPERCOOL
MC_STRATEGY: eLPM_DELAY_LOW
DEVICE_NAME: SC512
DESIGN_PATH: /
DESIGN_FILE_NAME: l_cam_lpm_cam_96_7_128_unused_.ldb
DESIGN_NAME: l_cam_lpm_cam_96_7_128_unused_
LPM_CODE: 0x000FFF 32767
LPM_TYPE: MC_LPM_CAM 26
MODEL_GEN: eLPM_EDIF 2

CAM Configuration: 1x2 CAM128X48C
Start logic expansion on design l_cam_lpm_cam_96_7_128_unused_ ..... 
ERROR: Cannot find word at address 129.
Hit 'Enter' or 'Return' key to quit.
```

Figure 10 illustrates the error generated when invalid characters are detected in the initialization file. In this case, invalid ASCII characters are inserted into the file (not shown) to show the error message.

**Figure 11. Error: Invalid characters are used in the initialization file**

```plaintext
SuperCool Module Compiler
Copyright (c) 2001 by Lattice Semiconductor Corporation
All Rights Reserved

/*
 * This file is part of the SuperCool Compiler.
 * SuperCool is a compiler for the EPLD architecture.
 * It generates logic for the EPLD device.
 */

/*
 * Copyright (c) 2001 by Lattice Semiconductor Corporation
 * All Rights Reserved
 */

Input Command Information.....
FULL_FILE_PATH: /
MC_Architect: eLPM_SUPERCOOL
MC_STRATEGY: eLPM_DELAY_LOW
DEVICE_NAME: SC512
DESIGN_PATH: /
DESIGN_FILE_NAME: l_cam_lpm_cam_96_7_128_unused_.ldb
DESIGN_NAME: l_cam_lpm_cam_96_7_128_unused_
LPM_CODE: 0x000FFF 32767
LPM_TYPE: MC_LPM_CAM 26
MODEL_GEN: eLPM_EDIF 2

CAM Configuration: 1x2 CAM128X48C
Start logic expansion on design l_cam_lpm_cam_96_7_128_unused_ ..... 
ERROR: Invalid memory initialization file format.
Hit 'Enter' or 'Return' key to quit.
```

The compiler also flags incorrectly named initialization files. Figure 12 shows an example where the initialization file is associated with a three-character file extension. In this case the lpm_init_file = "CAM_init.dat" definition is included in the source file. Upon compilation, the compiler is unable to resolve the ‘.DAT’ file extension and errors out.
Technical Support Assistance

Hotline: 1-800-LATTICE (North America)
+1-408-826-6002 (Outside North America)

e-mail: techsupport@latticesemi.com
Internet: www.latticesemi.com