Introduction

The ispXPGA family of devices allows the creation of high-performance logic designs that are both non-volatile and infinitely reconfigurable. This family offers these capabilities within a mainstream architecture containing the features required for today's system-level designs.

Several elements must be considered when implementing a design in a programmable logic device. These issues include the device density, available I/Os, packaging, and power dissipated by the design. This technical note and the ispXPGA Power Estimation Worksheet (available on the Lattice web site at www.latticesemi.com) estimate power dissipated by ispXPGA devices based on device utilization and operating frequency. This document provides the tools needed to perform a thermal analysis of a design using ispXPGA devices. Please note that this is an estimation tool. Results may not match precisely with what is measured on the board. A thermal analysis of a design should be conducted to insure that a design will operate correctly in a particular device.

Power consumption is a function of ambient air temperature, device current, supply voltage, device loading, and output frequencies. Designers should complete a thermal analysis of their design early in the design process. This will help identify any thermal issues that should be modified to lower power consumption and thus reduce heat generation. Several thermal management options are discussed later in this document.

The architectural details of the ispXPGA device family can be found in the ispXPGA data sheet. Other factors required to estimate power, such as device resource utilization information, can be obtained from the report file generated by Lattice’s ispLEVER® design tool.

A typical power estimation tool is based on the current estimation (I_{CC}) calculations for the device. The current estimation takes into consideration design parameters like resource usage, toggle rates, I/O power, HSI blocks usage, PLL usage, etc. The formulas used for calculations in the program are based on test design measurements.

Power Supply Current Calculations

The ispXPGA Power Estimation Worksheet contains all the equations and formulae that are discussed below for power estimation.

The worksheet requires users to input the following values:

- **Device** Select the appropriate device
- **V_{CC}** Power supply V_{CC} for the device, in volts
- **V_{CCJ}** JTAG power supply V_{CCJ} for the device, in volts
- **V_{CCO}** I/O power supplies V_{CCO} for the device, in volts
- **V_{CCP}** PLL power supply V_{CCP} for the device, in volts
- **Temp** Operating temperature of the device in °C
- **N** The number of each component used in the design (this can be obtained from the report file)
- **f_{MAX}** Maximum frequency at which the design is running, in MHz.
- **f_{MAX} PLL** Maximum Frequency at which the PLL is running, in MHz.
- **f_{MAX} HSI** Maximum Frequency at which the HSI is running, in MHz.
- **AF** Activity Factor is specified as a percentage of f_{MAX}.

The ispXPGA devices have multiple power pins: V_{CCJ}, V_{CCO}, V_{CC}, and V_{CCP}.
Lattice Semiconductor  

Power Estimation in ispXPGA Devices

**V\textsubscript{CCJ} Supply**

The JTAG power supply pin (VCCJ) current has two components: background current and I/O related current.

- Background current consumption for the VCCJ pin is minimal. The typical values are as follows:
  - 2.0 mA for a V\textsubscript{CCJ} = 3.3V
  - 1.5 mA for a V\textsubscript{CCJ} = 2.5V
  - 1.0 mA for a V\textsubscript{CCJ} = 1.8V

- I/O related current is dependent on loads connected to the JTAG pins. The JTAG pins are normally tri-stated except during programming and test and only consume background current during normal operation when the JTAG port is inactive.

**V\textsubscript{CCO} Supply**

The power supply pins for I/O banks current is dependent on loads connected to the I/O pins. The typical unloaded VCCO current (per I/O bank) is 2mA.

**V\textsubscript{CC} Supply**

The power supply pin for core logic (VCC) is divided into following for current consumption ($I\textsubscript{CC}$) calculations:

$$I_{\text{CC}} = I_{\text{DC}} + I_{\text{CORE}}$$

- $I_{\text{DC}}$ current is the device current consumption at 0MHz. For the values used for $I_{\text{DC}}$, refer to the ispXPGA data sheet.

- $I_{\text{CORE}}$ can be further split into the following components:
  $$I_{\text{CORE}} = I_{\text{PFU}} + I_{\text{BLOCK RAM}} + I_{\text{HSI}} + I_{\text{ROUTING}} + I_{\text{PLL(D)}} + I_{\text{IO}} + I_{\text{CLOCK TREE}} + I_{\text{GLOBAL CTL NET}}$$

The various ‘K’ constants used in the equations that follow include:

- $K_{\text{PFU}}$ Current per PFU unit ($\mu$A/ MHz)
- $K_{\text{BLOCK RAM}}$ Block RAM frequency component ($\mu$A/ MHz)
- $K_{\text{HSI}}$ Current per HSI Block unit ($\mu$A/ MHz)
- $K_{\text{ROUTING (GENERAL)}}$ Current per general routing line ($\mu$A/ MHz)
- $K_{\text{ROUTING (LONG LINES)}}$ Current per long line routing ($\mu$A/ MHz)
- $K_{\text{SRAM LINES}}$ SRAM line component ($\mu$A/ MHz)
- $K_{\text{IO}}$ Current per I/O from V\textsubscript{CC} line ($\mu$A/ MHz)
- $K_{\text{CLOCK TREE}}$ Current constant for the clock tree ($\mu$A/ MHz)
- $K_{\text{PLL(D)}}$ Current constant for digital portion of PLL ($\mu$A/ MHz)
- $K_{\text{GLOBAL CTL NET}}$ Current constant Global Control Lines ($\mu$A/ MHz)

For the values of these constants, please refer to the ispXPGA Power Estimation Worksheet.

**PFU Current**

PFU power is the current consumption by the PFU in a design. The $I_{\text{CC}}$ can be calculated as:

$$I_{\text{PFU}} = K_{\text{PFU}} * N_{\text{PFU}} * A_{\text{PFU}} * f_{\text{MAX}}$$

where:

- $K_{\text{PFU}}$ is the $I_{\text{CC}}$ constant for PFU, in $\mu$A/MHz
- $N_{\text{PFU}}$ is the number of PFUs used in the design
- $A_{\text{PFU}}$ is the Activity Factor or the percentage toggling
- $f_{\text{MAX}}$ is the frequency, in MHz.
**Lattice Semiconductor**

**Power Estimation in ispXPGA Devices**

**BLOCK RAM Current**
Similarly, we can calculate Block RAM Power as follows:

\[
I_{\text{BLOCK RAM}} = K_{\text{BLOCK RAM}} \times N_{\text{BLOCK RAM}} \times AF_{\text{BLOCK RAM}} \times f_{\text{MAX}}
\]

**HSI Block Current**
For the power consumption of the HSI Block, the following calculation is used:

\[
I_{\text{HSI}} = K_{\text{HSI}} \times N_{\text{HSI}} \times f_{\text{HSI}}
\]

**Routing Current**
Routing is divided among two portions for \( I_{\text{CC}} \) value estimation, general routing and long lines. The \( I_{\text{CC}} \) calculations are as below:

\[
I_{\text{ROUTING}} = I_{\text{ROUTING(GENERAL)}} + I_{\text{ROUTING(LONG LINES)}}
\]

\[
= [K_{\text{ROUTING (GENERAL)}} \times N_{\text{ROUTING (GENERAL)}} \times AF_{\text{ROUTING (GENERAL)}} \times f_{\text{MAX}}] + [K_{\text{ROUTING (LONG LINES)}} \times N_{\text{ROUTING (LONG LINES)}} \times AF_{\text{ROUTING (LONG LINES)}} \times f_{\text{MAX}}]
\]

**I/O Current**
The I/O current calculation can be made as shown below:

\[
I_{\text{IO}} = K_{\text{IO}} \times N_{\text{IO}} \times AF_{\text{IO}} \times f_{\text{MAX}}
\]

The number of I/Os can be divided into inputs and outputs. In the case of bi-directional I/Os, add them to the number of outputs and use these values in the ispXPGA Power Estimation Worksheet.

**Clock Tree Current**
Clock Tree current consumption can be calculated as follows:

\[
I_{\text{CLOCK TREE}} = K_{\text{CLOCK TREE}} \times N_{\text{CLOCK TREE}} \times f_{\text{MAX}}
\]

**PLL Current (Digital)**
\( I_{\text{PLL(D)}} \) is the PLL current consumption of digital \( V_{\text{CC}} \) power pin in mA as per the equation below:

\[
I_{\text{PLL(D)}} = K_{\text{PLL(D)}} \times N_{\text{PLL}} \times f_{\text{PLL}}
\]

**Global Control Lines Current**
\( I_{\text{GLOBAL CTL NET}} \) is the Global Control Nets Current consumption of the \( V_{\text{CC}} \) power pin in mA as per the equation below:

\[
I_{\text{GLOBAL CTL NET}} = K_{\text{GLOBAL CTL NET}} \times N_{\text{GLOBAL CTL NET}} \times f_{\text{MAX}}
\]

Once all the above values are obtained, total current can be calculated as follows:

\[
I_{\text{CORE}} = I_{\text{PFU}} + I_{\text{BLOCK RAM}} + I_{\text{HSI}} + I_{\text{ROUTING}} + I_{\text{PLL(D)}} + I_{\text{IO}} + I_{\text{CLOCK TREE}}
\]

Power consumption for \( V_{\text{CC}} \) will be:

\[
P = I_{\text{CC}} \times V_{\text{CC}}
\]

**\( V_{\text{CCP}} \) Supply**
The \( V_{\text{CCP}} \) pin is the power supply for the analog part of the PLL. There are eight PLLs available in the ispXPGA 1200. The ispXPGA Power Estimation Worksheet allows users to plug in the values for estimating power dissipation through \( V_{\text{CCP}} \).

These values, once placed in the worksheet, will automatically calculate the total power consumption by the device.
Power Supply Design for ispXPGA Devices

The above power estimation pertains to the power consumption of a device while running. When designing the power supply, factors such as peak power-up current must be considered.

The maximum peak power-up currents measured for the ispXPGA devices are as per the table below. These are the peak current during a power-up cycle of approximately 200µs.

<table>
<thead>
<tr>
<th>ispXPGA Device</th>
<th>Peak Power-up Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ispXPGA 125</td>
<td>132</td>
</tr>
<tr>
<td>ispXPGA 200</td>
<td>200</td>
</tr>
<tr>
<td>ispXPGA 500</td>
<td>320</td>
</tr>
<tr>
<td>ispXPGA 1200</td>
<td>1500</td>
</tr>
</tbody>
</table>

Technical Support Assistance

Hotline: 1-800-LATTICE (North America)
          +1-408-826-6002 (Outside North America)

e-mail: techsupport@latticesemi.com

Internet: www.latticesemi.com