



Internal Flash Controller IP for MachXO5-NX

IP Version: v2.3.0

Release Notes

FPGA-RN-02085-1.2

December 2025

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Contents 3

1. Introduction 4

 Internal Flash Controller IP for MachXO5-NX v2.3.0 4

 Internal Flash Controller IP for MachXO5-NX v2.2.0 4

 Internal Flash Controller IP for MachXO5-NX v2.1.0 4

 Internal Flash Controller IP for MachXO5-NX Earlier Versions 4

References 5

Technical Support Assistance 6

1. Introduction

This document contains the Release Notes for the Internal Flash Controller IP for MachXO5™-NX. For specific details about the IP and driver, refer to the following:

- [Internal Flash Controller IP for MachXO5-NX User Guide \(FPGA-IPUG-02174\)](#)
- [Internal Flash Controller Driver API Reference \(FPGA-TN-02421\)](#)

Internal Flash Controller IP for MachXO5-NX v2.3.0

Software	Software Version	Summary of Changes
Lattice Propel™	2025.2	Driver release v25.2.0: <ul style="list-style-type: none">• Fixed unsigned char bug in words_num to support longer data read (up to 1024 bytes).• Added page_read helper function to perform multiple reads if length > 256 bytes.

Internal Flash Controller IP for MachXO5-NX v2.2.0

Software	Software Version	Summary of Changes
Lattice Propel	2025.1	Driver changes: <ul style="list-style-type: none">• Removed duplicated definition.• Fixed register map addressing.• Consolidated multiple redundant functions into generic erase.• Fixed logic and sequences in write and read operation.• Fixed logic error in boundary check function.• Added multiple helper functions for better code readability.

Internal Flash Controller IP for MachXO5-NX v2.1.0

Software	Software Version	Summary of Changes
Lattice Propel	2025.1	<ul style="list-style-type: none">• Added support for LFMXO5-35, LFMXO5-35T, LFMXO5-65, and LFMXO5-65T devices.• Added the TRANSACTION_STATUS register to indicate the idle status of the flash device.

Internal Flash Controller IP for MachXO5-NX Earlier Versions

IP Version	Summary of Changes
2.0.1	Updated RTL to resolve combinational loop warning flagged by Radiant™ SW during place and route.
2.0.0	Added LFMXO5-100T and LFMXO5-55T support.
1.1.0	Updated IP package with driver.
1.0.2	Updated frequency of the internal LMMI CLK, limiting to 50 MHz.
1.0.1	Updated design for on-chip flash erase function.
1.0.0	Initial release.

References

- [Internal Flash Controller IP for MachXO5-NX User Guide \(FPGA-IPUG-02174\)](#)
- [Internal Flash Controller Driver API Reference \(FPGA-TN-02421\)](#)
- [MachXO5-NX](#) web page
- [Internal Flash Controller IP Core](#) web page
- [Lattice Propel Design Environment](#) web page
- [Lattice Radiant Software](#) web page
- [Lattice Solutions IP Cores](#) web page
- [Lattice Solutions Reference Designs](#) web page
- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.



www.latticesemi.com