



DisplayPort IP

IP Version: v2.1.0

Release Notes

FPGA-RN-02071-1.1

December 2025

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Contents	3
1. Introduction	4
DisplayPort IP v2.1.0	4
DisplayPort IP v2.0.0	4
DisplayPort IP Earlier Versions	4
References	5
Technical Support Assistance	6

1. Introduction

This document contains the Release Notes for the DisplayPort IP. For specific details about the IP, refer to the following:

- [DisplayPort IP User Guide \(FPGA-IPUG-02236\)](#)
- [DisplayPort Driver API Reference \(FPGA-TN-02423\)](#)

DisplayPort IP v2.1.0

Software	Software Version	Summary of Changes
Lattice Radian Lattice Propel	2025.2	<ul style="list-style-type: none">• Added support for YCbCr422 color format.• Added support for optional IP registers with AXI-Lite interface.• Added support for 6 bits per color (BPC).• Added color format selection default to Tx Video Settings in GUI.• Added support for dynamically updating MSA field.• Added support for dynamic reconfiguration for data rate and lane switching.• Added support for Lattice Propel software.• Updated example design to demonstrate software support.• Reduced EBR usage for RX.• Added support for LFCPNX-50 devices.• Driver release v25.2.0.

DisplayPort IP v2.0.0

Software	Software Version	Summary of Changes
Lattice Radian	2025.1	<ul style="list-style-type: none">• Enhanced support for small size DisplayPort IP.• Made interface and parameter changes that are not backward compatible.• Extended support for data rate: RBR, HBR, HBR2, HBR3.• Updated support for bits per color (BPC): 8, 10, 12, 16.• Updated support for static data rate and resolution.

DisplayPort IP Earlier Versions

IP Version	Summary of Changes
1.2.0	<ul style="list-style-type: none">• Updated for the Lattice Radian software 2024.1.• Bug fixes on hardware robustness testing.• Updated DisplayPort IP registers.• Added new user_clk port.
1.1.0	<ul style="list-style-type: none">• Initial release for the Lattice Radian software 2023.2.• Added support for data rate: RBR, HBR, HBR2.• Added support for lane count: 1, 2, 4.• Added support for bits per color (BPC): 6, 8, 10, 12, 16.• Added support for colorimetry format: RGB, YCbCr444.• Added support for DisplayPort IP mode: SST.• Added support for static data rate and resolution.

References

- [DisplayPort IP User Guide \(FPGA-IPUG-02236\)](#)
- [DisplayPort Driver API Reference \(FPGA-TN-02423\)](#)
- [CertusPro-NX web page](#)
- [DisplayPort IP Core web page](#)
- [Lattice Propel Design Environment web page](#)
- [Lattice Radiant Software web page](#)
- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at
www.latticesemi.com/Support/AnswerDatabase.



www.latticesemi.com