



CSI-2/DSI D-PHY Tx IP

IP Version: 2.4.0

User Guide

FPGA-IPUG-02080-2.5

December 2025

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Contents.....	3
Acronyms in This Document	8
1. Introduction	9
1.1. Overview of the IP	9
1.2. Quick Facts	9
1.3. IP Support Summary.....	10
1.4. Features.....	11
1.4.1. Hard MIPI D-PHY Tx IP Core Features	11
1.4.2. Soft MIPI D-PHY Tx IP Core Features	11
1.5. Licensing and Ordering Information.....	11
1.6. Hardware Support	11
1.7. Minimum Device Requirements.....	11
1.8. Naming Conventions	11
1.8.1. Nomenclature.....	11
1.8.2. Signal Names	11
2. Functional Description	12
2.1. IP Architecture Overview	12
2.2. User Interfaces	15
2.2.1. LMMI Device Target	15
2.2.2. AXI4-Stream Device Receiver	16
2.3. Wrapper Module.....	17
2.3.1. Hard D-PHY Module.....	17
2.3.2. Soft D-PHY Module	17
2.3.3. External PLL	18
2.3.4. Internal PLL.....	18
2.4. Packet Formatter Module	19
2.5. Global Operation Module.....	19
2.6. Timing Diagrams.....	21
2.6.1. Initial Skew Calibration for Data Rates Above 1.5 Gbps	22
2.6.2. Packet Transmission in CSI-2/DSI Interfaces with Packet Formatter for Soft D-PHY and Hard D-PHY with Soft CIL (<i>CIL Bypass</i> is Checked)	22
2.6.3. Packet Transmission in CSI-2/DSI Interface with Packet Formatter for Hard D-PHY with Hardened CIL (<i>CIL Bypass</i> is Unchecked)	24
2.6.4. Packet Transmission in CSI-2/DSI Interface without Packet Formatter	24
2.6.5. Non-Continuous D-PHY Clock Mode.....	26
2.6.6. Manual Control of D-PHY Clock Lane to LP	26
2.6.7. Enable Periodic Skew Calibration	27
2.6.8. CIL-Enabled Debug Ports	27
2.6.9. Timing Configuration Registers	28
2.6.10. Byte Data Arrangement.....	28
2.7. Dynamic Reconfiguration	29
3. IP Parameter Description	30
3.1. General	30
3.2. Protocol Timing Parameters.....	33
4. Signal Description	36
4.1. Clock and Reset Interface.....	36
4.2. D-PHY Tx.....	37
4.3. LMMI Device Target	41
4.4. AXI4-Stream Device Receiver	41
4.5. Debug Interface.....	41
5. Register Description.....	43
5.1. Hard Configured D-PHY Tx IP Configuration Registers (MIPI Programmable Bits).....	43

5.2.	D-PHY Tx IP Configuration Registers for Timing Parameters.....	48
5.3.	D-PHY Tx IP Packet Formatter Registers.....	50
6.	Example Design.....	51
6.1.	Example Design Supported Configuration	51
6.2.	Overview of the Example Design and Features.....	51
6.3.	Example Design Components.....	52
6.3.1.	Byte Generator	52
6.3.2.	Byte Checker.....	52
6.3.3.	CSI-2/DSI D-PHY Tx Soft IP	52
6.3.4.	CSI-2/DSI D-PHY Rx Soft IP	52
6.3.5.	PLL	52
6.3.6.	Reset Synchronizer	52
6.4.	Generating and Using the Example Design	53
6.4.1.	Using the Example Design Sample Project	53
6.4.2.	Changing Configuration of the Example Design	53
6.5.	Simulating the Example Design	54
6.6.	Hardware Testing	56
7.	Designing with the IP	60
7.1.	Generating and Instantiating the IP	60
7.1.1.	Generated Files and File Structure	62
7.2.	Design Implementation	62
7.3.	Timing Constraints.....	63
7.4.	Specifying the Strategy.....	64
7.5.	Running Functional Simulation	64
7.5.1.	Simulation Results	67
8.	Debugging.....	68
8.1.	Debug Methods.....	68
8.2.	Debug Tools.....	68
8.2.1.	Reveal Analyzer	68
9.	Design Considerations	69
9.1.	Design Considerations When D-PHY PLL Mode is Set to External.....	69
9.2.	Limitations.....	69
	Appendix A. Resource Utilization.....	70
	References	73
	Technical Support Assistance	74
	Revision History	75

Figures

Figure 1.1. D-PHY Tx IP	9
Figure 2.1. D-PHY Tx IP Block Diagram with Both AXI4-Stream and LMMI Enabled	12
Figure 2.2. D-PHY Tx IP Block Diagram with AXI4-Stream Enabled and LMMI Disabled	13
Figure 2.3. D-PHY Tx IP Block Diagram with AXI4-Stream Disabled and LMMI Enabled	14
Figure 2.4. D-PHY Tx IP Block Diagram with Both AXI4-Stream and LMMI Disabled	15
Figure 2.5. AXI4-Stream Enabled and Packet Formatter Enabled Data Format	16
Figure 2.6. AXI4-Stream Enabled, Packet Formatter Enabled and Extended Virtual Channel ID Enabled Data Format	16
Figure 2.7. AXI4-Stream Enabled and Packet Formatter Disabled Data Format	17
Figure 2.8. Sample Topology when Enable Edge Clock Synchronizer and Divider is Unchecked	18
Figure 2.9. Internal PLL Block Diagram	18
Figure 2.10. MIPI D-PHY Tx LP to HS Transition Flow Diagram on Data Lanes	20
Figure 2.11. High-Speed Entry Sequence and Payload Data Transmission Cycle on Data Lanes	21
Figure 2.12. High-Speed Data Transmission in Skew Calibration	21
Figure 2.13. c2d_ready_o Timing for Non-Continuous D-PHY Clock Mode	22
Figure 2.14. c2d_ready_o Timing for Continuous D-PHY Clock Mode	22
Figure 2.15. D-PHY Tx Input Bus for Short Packet Transmission in CSI-2/DSI Interfaces	23
Figure 2.16. D-PHY Tx Input Bus for Long Packet Transmission in CSI-2/DSI Interface	23
Figure 2.17. D-PHY Tx Input Bus for Short Packet Transmission in CSI-2/DSI Interfaces (<i>CIL Bypass</i> Unchecked)	24
Figure 2.18. D-PHY Tx Input Bus for Long Packet Transmission in CSI-2/DSI Interface (<i>CIL Bypass</i> Unchecked)	24
Figure 2.19. D-PHY Tx Input Bus for LP Transmission in CSI-2/DSI Interface without Packet Formatter (<i>D-PHY TX IP = Soft D-PHY</i> or <i>CIL Bypass</i> Checked)	25
Figure 2.20. D-PHY Tx Input Bus for Transmission without Packet Formatter (<i>CIL Bypass</i> Unchecked)	25
Figure 2.21. Example Configuration of Number of TX Lanes == 4, TX Gear == 16 with Unaligned Number of Bytes	26
Figure 2.22. D-PHY Tx Input Bus for Non-Continuous Clock Mode with CIL Bypass Unchecked (without Packet Formatter) ..	26
Figure 2.23. D-PHY Clock Lane Going to LP Mode Using the clk_hs_en_i Port	27
Figure 2.24. D-PHY Tx Input Bus to Enable Periodic Skew Calibration	27
Figure 2.25. CIL-Enabled Debug Ports	27
Figure 2.26. Timing Configuration Registers for Soft D-PHY or Hardened CIL Bypassed	28
Figure 6.1. CSI-2/DSI D-PHY Tx to CSI-2/DSI D-PHY Rx Loopback Example Design Block Diagram	52
Figure 6.2. Sample File List	53
Figure 6.3. Example IP Settings	54
Figure 6.4. Example Generated IP Settings Section of the PDC File	54
Figure 6.5. Testbench Top File	55
Figure 6.6. Simulation Wizard GUI	55
Figure 6.7. Simulation Result	56
Figure 6.8. Sample QRUN Command with MFCU Argument	56
Figure 6.9. Gate-Level Simulation Example Design Compiler Directive	56
Figure 6.10. Avant-E Evaluation Board with Terasic® FMC Loopback Card on FMC2 Connector (J54)	57
Figure 6.11. CertusPro-NX Evaluation Board with FMC Loopback Card on FMC Connector (J48)	57
Figure 6.12. DIP_SW Setting to Two Lanes on Avant-E Evaluation Board	58
Figure 6.13. DIP_SW Setting to Two Lanes on CertusPro-NX Evaluation Board	58
Figure 6.14. Avant-E Evaluation Board LED Status for Successful Lane Reconfiguration	59
Figure 6.15. CertusPro-NX Evaluation Board LED Status for Successful Lane Reconfiguration	59
Figure 7.1. Module/IP Block Wizard	60
Figure 7.2. IP Configuration	61
Figure 7.3. Check Generated Result	62
Figure 7.4. Header of the Generated PDC Files	63
Figure 7.5. Example Evaluation Project Settings	64
Figure 7.6. Example Simulation Environment File Directory	65
Figure 7.7. Adding USE_EVAL_TOP_DUT in the tb_top.sv File	65
Figure 7.8. Example Steps on How to Include File for Simulation Only	65
Figure 7.9. Simulation Wizard	66

Figure 7.10. Add and Reorder Source 66

Figure 7.11. Simulation Waveform 67

Figure 7.12. Simulation Log..... 67

Tables

Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts.....	9
Table 1.2. CSI-2/DSI D-PHY Tx IP Support Readiness	10
Table 2.1. User Interfaces and Supported Protocols	15
Table 2.2. High-Speed Trail Timer for Different Data Rates.....	16
Table 2.3. Interleaved versus Sequential Byte Data Input.....	28
Table 2.4. D-PHY Tx Settings that Support Dynamic Reconfiguration	29
Table 3.1. General Attributes.....	30
Table 3.2. Protocol Timing Parameters Attributes ^{1, 3, 5}	33
Table 4.1. Clock and Reset Ports Description	36
Table 4.2. D-PHY Tx Signal Description	37
Table 4.3. LMMI Device Target Signal Description	41
Table 4.4. AXI4-Stream Device Receiver Signal Description	41
Table 4.5. Debug Interface Signal Description	41
Table 5.1. Hard Configured D-PHY Tx Configuration Registers (MIPI Programmable Bits) ⁶	43
Table 5.2. CN and CO Table of Values	46
Table 5.3. CM Table of Values.....	46
Table 5.4. D-PHY Tx Configuration Registers for Timing Parameters	48
Table 5.5. D-PHY Tx Status Registers for Timing Parameters	50
Table 6.1. CSI-2/DSI D-PHY IP Configuration Supported by the Example Design	51
Table 6.2. Example Design File List	53
Table 7.1. Generated File List	62
Table A.1. Device and Tool Tested	70
Table A.2. Resource Utilization ^{1,5}	70
Table A.3. Device and Tool Tested	70
Table A.4. Resource Utilization ^{1,5}	71
Table A.5. Device and Tool Tested	71
Table A.6. Resource Utilization ^{1,4}	71
Table A.7. Device and Tool Tested	72
Table A.8. Resource Utilization ^{1,4}	72

Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
AXI	Advance eXtensible Interface
CIL	Control and Interface Logic
CSI-2	Camera Serial Interface-2
CRC	Cyclic Redundancy Check
DDR	Double Data Rate
DSI	Display Serial Interface
EBR	Embedded Block RAM
ECC	Error Correction Code
ECLK	Edge Clock
EoTP	End of Transmission Packet
FPGA	Field-Programmable Gate Array
FSM	Finite State Machine
HS	High Speed
IP	Intellectual Property
LMMI	Lattice Memory Mapped Interface
LP	Low Power
LSE	Lattice Synthesis Engine
MIPI	Mobile Industry Processor Interface
PLL	Phase-Locked Loop
RTL	Register Transfer Level
SDC	Synopsys Design Constraints
UI	Unit Interval
ULPS	Ultra Low Power State
XML	Extensible Markup Language

1. Introduction

1.1. Overview of the IP

The Lattice Semiconductor CSI-2/DSI D-PHY Transmitter IP Core converts data bytes from a requestor to either DSI or CSI-2 data format for the Lattice Avant™, Nexus™, and Nexus 2 platforms as indicated in the dark gray boxes in [Figure 1.1](#).

The CSI-2/DSI D-PHY Transmitter Submodule IP is intended for applications that require a D-PHY transmitter in the FPGA logic.

This IP supports both high-speed (HS) and low power (LP) modes. The payload data uses the high-speed mode whereas the control and status information are sent in low power mode.

The number of D-PHY data lanes for data transmission is configurable. This IP supports 1, 2, 3, or 4 data lanes.




Figure 1.1. D-PHY Tx IP

1.2. Quick Facts

[Table 1.1](#) presents a summary of the CSI-2/DSI DPHY Tx IP Core.

Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts

IP Requirements	Supported Devices	CrossLink™-NX, Certus™-NX, CertusPro™-NX, MachXO5™-NX, Lattice Avant, Certus-N2
	IP Changes ¹	Refer to the CSI-2/DSI D-PHY Tx IP Release Notes (FPGA-RN-02041) .
Resource Utilization	Supported User Interfaces	LMMI/AXI4-Stream interface
	Resource	See the Resource Utilization section
Design Tool Support	Lattice Implementation	IP Core v2.4.0 – Lattice Radiant software 2025.2
	Synthesis	Lattice Synthesis Engine (LSE) Synopsys® Synplify Pro® for Lattice
	Simulation	Refer to the Lattice Radiant Software User Guide for the list of supported simulators.

Note:

1. In some instances, the IP may be updated without changes to the user guide. This user guide may reflect an earlier IP version but remains fully compatible with the later IP version. Refer to the IP Release Notes for the latest updates.

1.3. IP Support Summary

The table below shows the IP configurations that are hardware validated. Refer to the [Features](#) section for the full list of supported features.

Table 1.2. CSI-2/DSI D-PHY Tx IP Support Readiness

Device Family	TX Interface Type	Packet Formatter	LMMI Interface	D-PHY Clock Mode	Number of TX Lanes	TX Line Rate (Mbps)	Radiant Timing Model	Hardware Validated
Lattice Avant	CSI-2	Enabled	Disabled	Continuous, Non-continuous	1, 4	800, 1000, 1500, 1800	Preliminary	Yes
				Continuous	2	800	Preliminary	Yes
		Disabled	Disabled	Non-Continuous	3	1500	Preliminary	Yes
					4	1200, 1500	Preliminary	Yes
	DSI	Enabled	Disabled	Continuous	1, 4	800, 1200, 1500, 1800	Preliminary	Yes
				Non-Continuous	4	1500, 1800	Preliminary	Yes
		Disabled	Disabled	Continuous	1	1200, 1500	Preliminary	Yes
				Non-Continuous	1	800	Preliminary	Yes
CertusPro-NX	CSI-2	Enabled	Disabled	Continuous, Non-continuous	1, 4	800, 1000, 1500	Final	Yes
				Continuous	2	1400, 1500	Final	Yes
		Disabled	Disabled	Continuous	2	800	Final	Yes
				Non-Continuous	3	1500	Final	Yes
	DSI	Enabled	Disabled	Continuous	1, 4	800, 1200, 1500	Final	Yes
					2	900	Final	Yes
				Non-Continuous	4	1500	Final	Yes
		Disabled	Disabled	Non-Continuous	1	800	Final	Yes
				Continuous	1	1200, 1500	Final	Yes
CrossLink-NX	CSI-2	Enabled	Disabled	Continuous	1	800 ³ , 1500 ^{2,3}	Final	Yes
					2	2400 ¹ , 2500 ^{1,2}	Final	Yes
					4	1500 ^{3, 4}	Final	Yes
		Disabled	Disabled	Continuous	2	1500 ³	Final	Yes
				Non-Continuous	4	2500 ²	Final	Yes
	DSI	Enabled	Disabled	Continuous	4	2400 ¹ , 1500 ⁴	Final	Yes
				Non-Continuous	1	1500 ³	Final	Yes
		Disabled	Disabled	Continuous	2	2500 ²	Final	Yes
				Non-Continuous	1	2500 ¹ , 1500 ³	Final	Yes

Notes:

1. This covers only the hard D-PHY with *CIL Bypass* == *checked* and *Tx Gear* == 16.
2. This covers only the hard D-PHY with *CIL Bypass* == *unchecked* and *Tx Gear* == 16.
3. This covers only the hard D-PHY with *CIL Bypass* == *checked* and *Tx Gear* == 8.
4. This covers only the hard D-PHY with *CIL Bypass* == *unchecked* and *Tx Gear* == 8.

1.4. Features

Key features of the CSI-2/DSI DPHY Tx IP include:

- Compliant with MIPI D-PHY v2.1, MIPI DSI v1.3, and MIPI CSI-2 v1.2 specifications.
- Supports 1, 2, 3, or 4 MIPI D-PHY data lanes.
- Supports DSI video modes.
- Supports low power (LP) mode during vertical and horizontal blanking.
- Option for AXI4-stream interface.

1.4.1. Hard MIPI D-PHY Tx IP Core Features

- Maximum rate up to 2500 Mbps per lane available only in CrossLink-NX devices.
- Supports gearing: 8x, 16x.
- Option to use the dedicated D-PHY TX PLL or an external clock source.
- Output clock of the internal PLL is configurable through LMMI bus.
- Option to bypass the Control and Interface Logic (CIL).
- Reference clock frequency for the internal PLL from 24 MHz to 200 MHz.
- Internal PLL output clock frequency from 80 MHz to 1250 MHz.
- Hard D-PHY is supported only on CrossLink-NX devices.
- Supports periodic deskew calibration.

1.4.2. Soft MIPI D-PHY Tx IP Core Features

- Maximum rate up to 1500 Mbps per lane for CrossLink-NX, Certus-NX, and CertusPro-NX devices.
- Maximum rate up to 1800 Mbps per lane for Lattice Avant devices.
- Supports gearing: 8x.
- External clock source.
- Soft D-PHY is supported on Lattice Avant, CrossLink-NX, Certus-NX, and CertusPro-NX devices.
- Supports dynamic lane and rate reconfiguration during run time. Refer to the [Dynamic Reconfiguration](#) section for details.

1.5. Licensing and Ordering Information

The CSI-2/DSI D-PHY Transmitter IP Core is provided at no additional cost with the Lattice Radiant software.

1.6. Hardware Support

Refer to the [Example Design](#) section for more information on the boards used.

1.7. Minimum Device Requirements

Refer to the [Resource Utilization](#) section for the minimum required resource to instantiate this IP.

1.8. Naming Conventions

1.8.1. Nomenclature

The nomenclature used in this document is based on Verilog HDL.

1.8.2. Signal Names

- `_n` are active low (asserted when value is logic 0)
- `_i` are input signals
- `_o` are output signals
- `_io` are bidirectional signals

2. Functional Description

2.1. IP Architecture Overview

The CSI-2/DSI D-PHY Transmitter IP Core consists of the Global Operation Module, the D-PHY Tx Wrapper Module, an optional Packet Formatter Module, an optional AXI4 Stream Device Receiver, and an optional LMMI Target Module. [Figure 2.1](#) shows the D-PHY Tx IP block with both LMMI Device and AXI4 Stream Device enabled. [Figure 2.2](#) shows the D-PHY Tx IP block with AXI4 Stream Device enabled and LMMI Device disabled. [Figure 2.3](#) shows the D-PHY Tx IP block with AXI4 Stream Device disabled and LMMI Device enabled. [Figure 2.4](#) shows the D-PHY Tx IP block with both AXI4 Stream Device and LMMI Device disabled.




Figure 2.1. D-PHY Tx IP Block Diagram with Both AXI4-Stream and LMMI Enabled




Figure 2.2. D-PHY Tx IP Block Diagram with AXI4-Stream Enabled and LMMI Disabled




Figure 2.3. D-PHY Tx IP Block Diagram with AXI4-Stream Disabled and LMMI Enabled




Figure 2.4. D-PHY Tx IP Block Diagram with Both AXI4-Stream and LMMI Disabled

2.2. User Interfaces

Table 2.1 lists the available user interface and protocols used on the D-PHY Tx IP.

Table 2.1. User Interfaces and Supported Protocols

User Interface	Supported Protocols	Description
Control	LMMI	Configures the control registers of the D-PHY Tx IP, such as timing parameters.
Device Receiver	AXI4	Interface for receiving payload data (byte data or packet data with virtual channel, data type, and word count).

2.2.1. LMMI Device Target

The LMMI (Lattice Memory Mapped Interface) Device Target Module is used for configuring the control registers of the D-PHY Tx IP.

For more information on LMMI, see [Lattice Memory Mapped Interface and Lattice Interrupt Interface User Guide \(FPGA-UG-02039\)](#).

If the LMMI bus is not enabled, the Hard D-PHY configuration registers take on the corresponding values based on the IP configuration set in the user interface. See the [Register Description](#) section for the list of the configuration registers.

An example of how the $T_{HS-TRAIL}$ timing parameter changes depending on `u_PRG_HS_TRAIL[5:0]` register is given in [Table 2.2](#).

Table 2.2. High-Speed Trail Timer for Different Data Rates

Data Rate	Min (ns)	Max (ns)	u_PRG_HS_TRAIL [5:0]	THS-TRAIL (ns)
2.5 Gbps	61.6	109.8	011000	76.8
1.5 Gbps	62.67	113	001111	80
1.0 Gbps	64	117	001100	96
500 Mbps	68	129	000110	96
250 Mbps	79	153	000100	128
80 Mbps	110	255	000010	200

The other timing parameters can be changed by changing corresponding registers following the same logic.

2.2.2. AXI4-Stream Device Receiver

AXI4-Stream device receiver provides an interface for receiving payload data (byte data or packet data with virtual channel, data type, word count, and with or without extended virtual channel). This interface maps the input of the native interface as shown on [Figure 2.5](#), [Figure 2.6](#), and [Figure 2.7](#).

[Figure 2.5](#) shows data format when AXI4-Stream is ON and Packet Formatter is enabled. The data format is the same for configurations with LMMI disabled or enabled for dynamic reconfiguration. When LMMI is enabled, the NUM_TX_LANE value is the *Number of TX Lanes* setting. [Figure 2.6](#) shows additional bits on data format when *Extended Virtual Channel ID* is enabled.




Figure 2.5. AXI4-Stream Enabled and Packet Formatter Enabled Data Format




Figure 2.6. AXI4-Stream Enabled, Packet Formatter Enabled and Extended Virtual Channel ID Enabled Data Format

Figure 2.7 shows data format when AXI4-Stream is ON and Packet Formatter is disabled. Only byte data is available on the interface input data.



Figure 2.7. AXI4-Stream Enabled and Packet Formatter Disabled Data Format

If the AXI4-Stream device is not enabled, the following internal signals turn to top level input signals:

- byte_or_pkt_data_en_i
- byte_or_pkt_data_i [...]
- vc_i
- dt_i
- wc_i
- vcx_i

2.3. Wrapper Module

The D-PHY Tx Wrapper Module instantiates the PHY block. It may be configured to instantiate either a hardened D-PHY block or a soft logic implementation of the MIPI D-PHY.

Additional logic in the Wrapper Module is used to configure the connection between the PHY and the higher protocol layers.

2.3.1. Hard D-PHY Module

The Hard D-PHY block is available only in CrossLink-NX devices.

When the hardened block is used, a dedicated D-PHY PLL may be used to generate the byte clock and the high-speed clock for the D-PHY clock lanes. This PLL may be reconfigured by accessing the hard D-PHY registers through the LMMI bus. If the LMMI is disabled, the PLL registers take on the value corresponding to the Reference Clock Frequency and the TX Line Rate per Lane attributes set in the user interface.

The hardened D-PHY block also has an option to use a clock source outside the Hard IP. This input clock pll_clkop_i is twice the D-PHY CLK lane and goes in directly to the hardened PHY.

2.3.2. Soft D-PHY Module

The D-PHY is implemented using the FPGA DDR elements. The D-PHY clock uses ECLK sync and clock divider elements. When *Enable Edge Clock Synchronizer and Divider* == *unchecked*, ports used to drive the DDR element are exposed as top-level ports of the IP. These ports are expected to be connected to the output of another D-PHY Tx instance which serves as the primary source of edge synchronizer and divider related clocks.




Figure 2.8. Sample Topology when Enable Edge Clock Synchronizer and Divider is Unchecked

This mode is useful when the design requires multiple Soft D-PHY Tx instances but is constrained by the number of ECLK sync and clock divider elements. For example, multiple instances are required to be located on the same bank. However, this feature is only valid when all the D-PHY Tx instances are required to be run at the same bit rate per lane. In the example above, both data interfaces on the D-PHY Tx 0 and D-PHY Tx 1 are synchronized to the byte_clk_o of the D-PHY Tx 0.

For details on building the Soft MIPI D-PHY interfaces, refer to the following documents:

- [Certus-NX High-Speed I/O Interface \(FPGA-TN-02216\)](#)
- [CrossLink-NX High-Speed I/O Interface \(FPGA-TN-02097\)](#)
- [CertusPro-NX High-Speed I/O Interface \(FPGA-TN-02244\)](#)
- [Lattice Avant High-Speed I/O and External Memory Interface User Guide \(FPGA-TN-02300\)](#)

2.3.3. External PLL

The Soft D-PHY needs external clock sources pll_clkop_i and pll_clkos_i to produce the byte clock and to drive the D-PHY CLK lanes respectively. The pll_clkop_i goes into a clock divider to produce the output byte clock. The pll_clkos_i is 90-degree phase shifted from the pll_clkop_i. Both signals run at the desired D-PHY clock frequency.

2.3.4. Internal PLL

The hard D-PHY of CSI-2/DSI D-PHY Transmitter IP in CrossLink-NX devices contains its own PLL to generate the D-PHY clock lanes and the byte clock. The block diagram of the PLL is shown in [Figure 2.9](#).




Figure 2.9. Internal PLL Block Diagram

The internal PLL multiplies the input frequency by $(M/(N \times O))$, where N is the input divider, M is the feedback divider, and O is the output divider. The CLKOUT frequency is twice the D-PHY clock lane frequency.

The valid CLKREF of the D-PHY PLL, connected to the signal ref_clk_i, ranges from 24 MHz up to 200 MHz. Program the input divider, N, such that the frequency FF after the input divider is within 24 MHz and 50 MHz. The VCO output, which is also the input to the O divider, must be between 1250 MHz and 2500 MHz.

When PLL Mode is Internal, change the frequency by reconfiguring the LMMI control registers CM, CN, CO, and the protocol timing parameters. See [Table 5.1](#) for details on register offsets and corresponding values.

Compute the data rate using this equation:

$$TX \text{ line rate} = \left(\frac{CLKREF}{N} \right) \times \left(\frac{M}{O} \right)$$

To update the data rate without reprogramming the FPGA, follow these steps:

1. Set user standby input, usrstdby_i, to high. Keep it high at all times while registers CM, CN, and CO are written through LMMI write command.
2. Perform LMMI write command to the CM, CN, and CO register addresses with the values for the desired PLL frequency. See [Table 5.2](#) and [Table 5.3](#) for the conversion of the control registers CM, CN, and CO to the respective M, N, and O values.
3. Perform LMMI write command to protocol timing registers to adjust for the new data rate.
4. Set user standby input, usrstdby_i, to low.
5. Wait for the pll_lock_o to assert.

2.4. Packet Formatter Module

The Packet Formatter Module includes the Packet Header and Packet Footer modules.

The Packet Header module generates the 32-bit header, including the ECC, for the DSI or the CSI-2 packet based on the input information. For CSI-2 configured IP which frame and line number information are not available, there is an internal line and frame counter logic that can be enabled through the IP user interface.

The Packet Footer module appends the CRC checksum at the end of the payload. This module also generates the End-of-Transmit packet (EoTP) for DSI when it is enabled.

2.5. Global Operation Module

The Global Operation Module contains the finite state machine (FSM) for controlling the HS and LP transitions for high-speed transmission. This module also contains counters for the D-PHY protocol timing requirements. These timing parameters are listed in [Table 3.2](#).

[Figure 2.10](#) shows the LP-to-HS transition flow diagram for data lanes.

Only the sequences from the Stop State to the high-speed state and vice versa are supported; the LP-request, escape mode and turnaround path are not supported.




Figure 2.10. MIPI D-PHY Tx LP to HS Transition Flow Diagram on Data Lanes

During normal operation a data lane is either in control or in high-speed mode.

For sending payload data (the image data), the transmitter drives a particular sequence on data lanes to enter the receiver from the low power mode to high-speed mode.

As part of the initialization of D-PHY, initially all the lanes are held at LP11 state for a specified time. This LP11 state is also known as the Stop State. For sending the image data in high-speed, the transmitter drives the D-PHY lanes a particular LP sequence before the transmitter enters high-speed mode. The high-speed entry sequence (see Figure 2.11) consists of driving LP11->LP01->LP00 (LP->HS transition) on the lanes. On successful reception of this sequence, the high-speed receiver module enables its termination to receive the high-speed differential data.

After LP-to-HS transition, the transmitter sends HS Zeros ($V(Dn) > V(Dp)$) for a specified amount of time to make sure that the receiver is enabled properly before any payload data is transmitted. Internally, the FSM asserts the `d_hs_rdy_o` signal to indicate to the requestor that the tHS-ZERO counter threshold has been reached. The data lanes are in HS-00 state until the Global Operation Module receives the packet data from the Packet Formatter Module (or from the external requesting module, if the packet formatter is disabled).

Before the payload data of every HS burst on each lane, the transmitting D-PHY inserts a sync sequence (00011101). This sync sequence is used by the data lanes of the receiving D-PHY to establish synchronization with the high-speed payload data.

After every HS burst, the data lanes go to LP11 state. A single HS burst represents the image data corresponding to one of the horizontal lines of an image and the LP11 state in-between the HS bursts represents the blanking periods.




Figure 2.11. High-Speed Entry Sequence and Payload Data Transmission Cycle on Data Lanes

Receiver deskew is initiated by the Hard D-PHY when the data line rate is configured at greater than 1.5 Gbps. The transmitter sends a special deskew burst, as shown in Figure 2.12. When operating above 1.5 Gbps or changing to any rate above 1.5 Gbps, an initial deskew sequence is transmitted before high-speed data transmission in normal operation. Refer to the [Initial Skew Calibration for Data Rates Above 1.5 Gbps](#) section for timing details. When operating at or below 1.5 Gbps, the transmission of the initial deskew sequence is optional. Periodic deskew is optional irrespective of data rate.




Figure 2.12. High-Speed Data Transmission in Skew Calibration

2.6. Timing Diagrams

In the configurations without the AXI4-Stream, the requestor waits for the `c2d_ready_o` signal to ensure the CSI-2/DSI D-PHY Transmitter IP is not busy from a previous transmit request, and that the data lanes (and also the clock lane, in the case of non-continuous clock mode) have completed the required tHS-EXIT.

The `d_hs_rdy_o` signal signifies the clock and data lanes have performed the LP-HS request sequence, including sending out the necessary tHS-ZERO and are in high-speed mode. The requestor can then send out the information of the packet to be transmitted, along with the payload. The `c2d_ready_o` signal goes back to high only after the completion of the tHS-EXIT.

The `phdr_xfr_done_o` indicates the Packet Header FSM has sent out the packet header and payload, including the CRC, to the Tx Global Operation module.

See the subsections below for more information on the required handshake timing.

2.6.1. Initial Skew Calibration for Data Rates Above 1.5 Gbps

D-PHY TX IP automatically drives initial skew calibration sequence after Initialization period is done (`tinit_done_o = 1`). `c2d_ready_o` remains de-asserted during initial skew calibration.

For non-continuous clock mode, `c2d_ready_o` goes back to high after the completion of tHS-EXIT for both clock and data lanes.

For continuous clock mode, `c2d_ready_o` goes back to high after the data lanes have completed tHS-EXIT.




Figure 2.13. `c2d_ready_o` Timing for Non-Continuous D-PHY Clock Mode




Figure 2.14. `c2d_ready_o` Timing for Continuous D-PHY Clock Mode

2.6.2. Packet Transmission in CSI-2/DSI Interfaces with Packet Formatter for Soft D-PHY and Hard D-PHY with Soft CIL (*CIL Bypass* is Checked)

When the protocol type selected is CSI-2, there is no internal buffer to save the incoming payload data before the creation of the header packet. The IP requires 3 cycles from the assertion of the `ld_pyld_o` to the arrival of the valid payload data. The `ld_pyld_o` asserts the next cycle after the detection of the `lp_en_i`.




Figure 2.15. D-PHY Tx Input Bus for Short Packet Transmission in CSI-2/DSI Interfaces




Figure 2.16. D-PHY Tx Input Bus for Long Packet Transmission in CSI-2/DSI Interface

2.6.3. Packet Transmission in CSI-2/DSI Interface with Packet Formatter for Hard D-PHY with Hardened CIL (*CIL Bypass* is Unchecked)




Figure 2.17. D-PHY Tx Input Bus for Short Packet Transmission in CSI-2/DSI Interfaces (*CIL Bypass* Unchecked)




Figure 2.18. D-PHY Tx Input Bus for Long Packet Transmission in CSI-2/DSI Interface (*CIL Bypass* Unchecked)

2.6.4. Packet Transmission in CSI-2/DSI Interface without Packet Formatter

The Packet Formatter module appends the sync code before the packet header. If the packet formatter is disabled, the requestor interfaces directly to the Global Operations Control module, therefore the **byte_or_pkt_data_i** contains the sync code B8 for each lane. The Global Operations Control module is not aware of the boundary of the actual valid bits, therefore it cannot flip the last valid bit to create the trail. The last word is treated as pure trail bits, and is sent out to the data lanes until the tHS-TRAIL is met. If *CIL Bypass* is unchecked, **byte_or_pkt_data_en_i** is unused and **d_hs_en_i** serves as data valid of **byte_or_pkt_data_i**. Sync code B8 and trail bytes are also not needed in the input stream.




Figure 2.19. D-PHY Tx Input Bus for LP Transmission in CSI-2/DSI Interface without Packet Formatter (*D-PHY TX IP = Soft D-PHY or CIL Bypass Checked*)




Figure 2.20. D-PHY Tx Input Bus for Transmission without Packet Formatter (*CIL Bypass Unchecked*)

For *CIL Bypass* == unchecked and *Bypass Packet Formatter* == checked, `d_hs_en_i` must be asserted only when `hs_clk_cil_ready_o` signal is high.

If the number of valid bytes in the last cycle of `byte_or_pkt_data_i` does not align with the number of active D-PHY lanes, the corresponding `tx_cil_word_valid_lane#_i` and `line_disable_i` of the inactive lanes must be set accordingly. See the following figure for example.




Figure 2.21. Example Configuration of Number of TX Lanes == 4, TX Gear == 16 with Unaligned Number of Bytes

2.6.5. Non-Continuous D-PHY Clock Mode

clk_hs_en_i triggers the IP to start HS entry sequence on the clock lane. When *D-PHY TX IP = Soft D-PHY* or *CIL Bypass* is checked, this is an active high pulse going to the Tx Global Operation and can be toggled together with d_hs_en_i. When *CIL Bypass* is unchecked and *Bypass Packet Formatter* is checked, this signal must be asserted in the entire duration that clock is expected to be active.




Figure 2.22. D-PHY Tx Input Bus for Non-Continuous Clock Mode with CIL Bypass Unchecked (without Packet Formatter)

2.6.6. Manual Control of D-PHY Clock Lane to LP

When *Enable Manual Control of D-PHY Clock* is checked, the clk_hs_en_i port can be used to manually control the D-PHY clock lane to enter low power mode if *CIL Bypass* and *Bypass Packet Formatter* are both unchecked, or if *D-PHY Clock Mode == Continuous*. Setting clk_hs_en_i to LOW triggers the D-PHY clock lane to enter the trail sequence and eventually LP mode (LP-11). Because of the internal processing within the IP, it may take up to 250 ns before the clock lane enters the trail sequence. Setting clk_hs_en_i to HIGH again triggers the D-PHY clock lane to re-enter the HS sequence. Before manually putting the D-PHY clock lane into LP mode, ensure there are no ongoing transactions and that the data lanes are in the IDLE state (indicated by c2d_ready_o == HIGH). Additionally, allow sufficient time for the D-PHY clock lane to fully transition to LP mode before reasserting clk_hs_en_i. Failure to do so may result in unpredictable IP behavior.




Figure 2.23. D-PHY Clock Lane Going to LP Mode Using the clk_hs_en_i Port

2.6.7. Enable Periodic Skew Calibration

A low-to-high transition of skewcal_period_en_i initiates the periodic skew calibration. The signal, skewcal_period_en_i, is only available when the *Enable Periodic Skew Calibration* attribute is enabled. c2d_ready_o is high before initiating periodic skew calibration.




Figure 2.24. D-PHY Tx Input Bus to Enable Periodic Skew Calibration

2.6.8. CIL-Enabled Debug Ports




Figure 2.25. CIL-Enabled Debug Ports

2.6.9. Timing Configuration Registers




Figure 2.26. Timing Configuration Registers for Soft D-PHY or Hardened CIL Bypassed

2.6.10. Byte Data Arrangement

When in gear 16, the CSI-2/DSI D-PHY Transmitter IP has an option to take the parallel data arranged in sequential byte order, or in lane interleaved arrangement. This is configurable through the *Interleaved Input Data* attribute in the user interface, as shown in the following table. For gear 8, payload is always sequential.

Table 2.3. Interleaved versus Sequential Byte Data Input

byte_or_pkt_data_i	4-Lane		3-Lane		2-Lane		1-Lane	
	Interleaved	Sequential	Interleaved	Sequential	Interleaved	Sequential	Interleaved	Sequential
[7:0]	Byte 0	Byte 0	Byte 0	Byte 0	Byte 0	Byte 0	Byte 0	Byte 0
[15:8]	Byte 4	Byte 1	Byte 3	Byte 1	Byte 2	Byte 1	Byte 1	Byte 1
[23:16]	Byte 1	Byte 2	Byte 1	Byte 2	Byte 1	Byte 2	—	—
[31:24]	Byte 5	Byte 3	Byte 4	Byte 3	Byte 3	Byte 3	—	—
[39:32]	Byte 2	Byte 4	Byte 2	Byte 4	—	—	—	—
[47:40]	Byte 6	Byte 5	Byte 5	Byte 5	—	—	—	—
[55:48]	Byte 3	Byte 6	—	—	—	—	—	—
[63:56]	Byte 7	Byte 7	—	—	—	—	—	—

Per lane distribution follows the ordinal number, depending on the number of active lanes. For example, in a 4-lane configuration with interleaved input data checked, Byte 0 to Byte 3 are distributed to Lane 0 to Lane 3 respectively. For gear 16 mode, the lane wraps around and Byte 4 to 7 are distributed to Lane 0 to Lane 3 respectively.

2.7. Dynamic Reconfiguration

Starting from IP v2.3.0, the IP can be reconfigured during run time to support dynamic lane and rate reconfiguration for the modes in the table below.

Table 2.4. D-PHY Tx Settings that Support Dynamic Reconfiguration

IP Version ¹	Family	D-PHY TX IP	CIL Bypass	Bypass Packet Formatter
IP v2.3.0	Nexus	Soft D-PHY	—	Checked
IP v2.4.0	Nexus	Soft D-PHY	—	Unchecked
	Avant	Soft D-PHY	—	Unchecked, Checked

Note:

1. All features available in previous versions of the IP remain fully supported in newer versions unless otherwise specified in the IP Release Notes. Each row highlights only the additional dynamic reconfiguration features introduced in each release.

To enable these functions, configure the IP based on the supported IP attributes in [Table 2.4](#). Check the additional IP attributes in the Module/IP Blocks Wizard in the Lattice Radiant software as follows:

- *Enable LMMI Interface* is checked. This is required as registers are accessible only through LMMI.
- Set the parameter *Number of TX Lanes* and *Target TX Line Rate* to the maximum desired value at compile time to enable dynamic reconfiguration of all possible combinations.

Note: When the selected IP configuration at compile time is above 1.5 Gbps, the initial deskew calibration sequence is automatically transmitted even if the data rate is later dynamically reconfigured to 1.5 Gbps or below.

To reconfigure the dynamic registers, follow these steps:

1. Stop the upstream source from sending packets to the D-PHY IP.
2. Configure the D-PHY receiver.
3. Configure the IP registers.
 - For Soft D-PHY:
 - Write to register 0x0A[2:1] to change the number of active lanes.
 - If you plan to change the data rate, update the timing parameters registers (0x1F to 0x31) to adjust the protocol timing parameters accordingly. For detailed information, refer to [Table 5.4](#).
4. Configure the upstream source to the new settings.
 - If you also plan to change the data rate, you must reconfigure the PLL such that the output clocks that are driving the pll_clkop_i and pll_clkos_i pins match the new data rate.
 - Modify the byte data drivers to re-order the bytes accordingly to match the new lane configuration.
5. Assert all the resets and clock control ports of the IP (whichever are available in the selected configuration) except the LMMI reset:
 - reset_n_i
 - pd_dphy_i
 - pll_lock_i
6. Trigger the upstream source to send normal transactions based on the new configuration. Ensure that the D-PHY receiver is already out of reset and operating in active mode before valid packet transmission starts. This precaution helps prevent any packet loss.

3. IP Parameter Description

The configurable attributes of the D-PHY Tx IP are shown in the following tables. You can configure the IP by setting the attributes accordingly in the IP Catalog Module/IP Block Wizard of the Lattice Radiant software.

Wherever applicable, default values are in bold.

3.1. General

Table 3.1. General Attributes

Attribute	Selectable Values	Description
General Settings		
Transmitter		
TX Interface Type	DSI, CSI-2	D-PHY Tx interface type.
D-PHY TX IP	Hard D-PHY , Soft D-PHY	Implementation of the PHY layer of the D-PHY Tx. For Avant, Certus-NX, and CertusPro-NX devices, only <i>Soft D-PHY</i> is available.
Number of TX Lanes	1, 2, 3, 4	Number of active D-PHY Tx data lanes. The 3-lane configuration is available only when <i>Bypass Packet Formatter</i> is checked.
TX Gear	8 , 16	Gearing ratio between the ports in fabric and the high-speed I/O. <i>TX Gear = 16</i> is available only on <i>D-PHY TX IP = Hard D-PHY</i> and when selected, it is recommended to operate the IP at data rates of 1000 Mbps or higher to ensure optimal performance.
Interleaved Input Data	checked, unchecked	When this option is checked, the input parallel data is already interleaved across the lanes. See Table 2.3 . Available only when <i>TX Gear = 16</i> .
CIL Bypass	checked, unchecked	When using <i>D-PHY TX IP = Hard D-PHY</i> , this option bypasses the built in Control Interface Logic of the Hard D-PHY. CIL is the hardened block that controls the clock and data lane state transitions. If the CIL is bypassed, soft logic is used. When using <i>D-PHY TX IP = Soft D-PHY</i> , this option is automatically checked.
Bypass Packet Formatter	checked, unchecked	Bypasses the Packet Formatter module. The data input to the IP is in packet format and the bytes are interleaved across the active data lanes.
Enable LMMI Interface	checked, unchecked	Enables the LMMI bus used for accessing IP registers. When <i>D-PHY TX IP = Hard D-PHY</i> , the <i>Immi_clk_i</i> signal is limited to a maximum operating frequency of 60 MHz.
Enable AXI4-Stream Interface ²	checked, unchecked	Enables the AXI4-Stream bus.
Enable Periodic Skew Calibration	checked, unchecked	When this option is checked, there is an option to perform periodic skew calibration through the <i>skewcal_period_en_i</i> port. This option is available only when <i>D-PHY TX IP = Hard D-PHY</i> .
Protocol		
Enable Frame Number Increment in Packet Formatter	checked, unchecked	Enables the Frame Number Increment in the Packet Formatter. Editable only if <i>Bypass Packet Formatter</i> is unchecked. When unchecked, information is derived from the <i>wc_i</i> input port.
Maximum Frame Number Value in Packet Formatter	2 –255	Maximum frame number used in packet formatter. This option is editable only if <i>Enable Frame Number Increment in Packet Formatter</i> is checked.
Enable Line Number Increment in Packet Formatter	checked, unchecked	Enables the line number increment feature for the Packet Formatter. This option is editable only if <i>Bypass Packet Formatter</i> is unchecked. When unchecked, information is derived from the <i>wc_i</i> input port.

Attribute	Selectable Values	Description
Extended Virtual Channel ID	checked, unchecked	Enables 4-bit instead of 2-bit Virtual Channel ID in CSI-2.
EoTp Enable	checked, unchecked	When checked, the IP appends an end-of-transmit packet at the end of a high-speed transmission. This option is enabled only if <i>TX Interface = DSI</i> and <i>Bypass Packet Formatter</i> is unchecked.
Clock		
Target TX Line Rate (Mbps per Lane) ¹	320–2500, 800	Maximum bandwidth per lane for TX Gear = 16.
	160–1500 or 160–1800, 800	Maximum bandwidth per lane for TX Gear = 8. Maximum line rate is 1800 Mbps for Avant devices and 1500 Mbps for other devices.
Target TX Data Rate (Mbps)	160–10000, 3200	Target total bandwidth of the D-PHY TX channel. The value is <i>Target TX Line Rate (Mbps per Lane) x Number of TX Lanes</i> . Not editable. For information only.
Target D-PHY Clock Frequency (MHz)	80–1250, 400	Target frequency of the D-PHY clock lane. The value is <i>Target TX Line Rate (Mbps per Lane) / 2</i> . Not editable. For information only.
Target Byte Clock Frequency (MHz)	10–225, 100	Target operating frequency of the internal clock byte_clock_o. The value is <i>Target TX Line Rate (Mbps per Lane) / TX Gear</i> . Not editable. For information only.
D-PHY Clock Mode	Continuous , Non-continuous	Determines the clock mode of the PHY layer. Continuous – If the clock lane is always in high-speed mode. Non-continuous – The clock lane goes to low power mode in between high-speed transactions.
Enable Manual Control of D-PHY Clock	checked, unchecked	Enables manual control of D-PHY clock via clk_hs_en_i port. This is useful when you want to manually stop the DPHY clock lane and enter LP mode. Available only when either condition is valid: <ul style="list-style-type: none"> <i>D-PHY Clock Mode – Continuous</i> <i>CIL Bypass</i> and <i>Bypass Packet Formatter</i> are both unchecked
D-PHY PLL Mode	Internal , External	Enables or disables the internal PLL when TX Interface = Hard D-PHY. For Soft D-PHY, only external PLL sources are supported.
Enable Edge Clock Synchronizer and Divider	checked , unchecked	Enables or disables the Edge Clock Synchronizer and Divider blocks when <i>D-PHY TX IP = Soft D-PHY</i> .
Reference Clock Frequency (MHz)	24–200, 100	Operating frequency of the components interfaced with the fabric
Actual D-PHY TX Data Rate (Mbps)	160–10000, 4000	Actual D-PHY TX data rate based on the PLL settings and Reference Clock Frequency. Not editable. For information only. Available only when <i>D-PHY PLL Mode == Internal</i> .
Actual TX Line Rate (Mbps)	160–2500, 1000	Actual data rate per lane based on the PLL settings and Reference Clock Frequency. Not editable. For information only. Available only when <i>D-PHY PLL Mode == Internal</i> .
Actual D-PHY Clock Frequency (MHz)	80–1250, 500	Actual D-PHY TX clock frequency based on the PLL settings and Reference Clock Frequency. Not editable. For information only. Available only when <i>D-PHY PLL Mode == Internal</i> .
Actual Byte Clock Frequency (MHz)	10–187.5, 125	Actual operating frequency of the internal clock byte_clock_o. The input to the IP is synchronized to this clock. Not editable. For information only. Available only when <i>D-PHY PLL Mode == Internal</i> .

Attribute	Selectable Values	Description
Deviation from Target Data Rate	—, 0	[Target TX Line Rate (Mbps per Lane) – Actual TX Line Rate (Mbps)] / Target TX Line Rate (Mbps per Lane), in percent. Not editable. For information only. Available only when D-PHY PLL Mode == Internal.
Initialization		
Enable tINIT Counter	checked, unchecked	Enables the initialization counter.
tINIT Counter Value (Number of Byte Clock Cycles)	1–32768, 1000	Maximum counter value. Editable only if Enable tINIT Counter is checked.
tINIT Counter Value in ns	Int, 0	Equivalent value of tINIT Counter Value in ns. The value is tINIT Counter Value x (1000/Actual Byte Clock Frequency (MHz)). Not editable. For information only.
Miscellaneous Signals		
Enable Miscellaneous Status Signals	checked, unchecked	Enables the other miscellaneous signals.

Notes:

1. The maximum data rate depends on the gear, device family, package, and speed grade of the device. Refer to the device data sheet for more information.
2. As part of the ongoing efforts to enhance and streamline user experience, support for AXI4-Stream is gradually phased out. To ensure continuity and a smooth transition, discontinue the use of this feature and begin migration to the available alternative.

3.2. Protocol Timing Parameters

Table 3.2. Protocol Timing Parameters Attributes^{1, 3, 5}

Attribute	Selectable Values	Description
Protocol Timing Parameters		
TX Global Operation Timing Parameters		
Customize TX Timing Parameter Values	checked, unchecked	Enables customization of the timing parameters.
Show TX Timing Parameter Actual RTL Values	checked, unchecked	Displays actual RTL values of the timing parameters. When the <i>Customize TX Timing Parameter Values</i> == checked, this parameter is automatically checked. When enabled, each timing parameter is shown as <Timing Parameter> (RTL). These RTL values are equivalent to values on Table 5.4 which can be read or written through enabled LMMI interface. For all timing parameters except for skew calibration, if a customized value exceeds the maximum allowable RTL value of 255, the RTL value is capped at 255.
t_LPX	1–255 ⁴	Duration of any Low Power state.
t_HS-PREPARE	1–255	Duration of the LP-00 Line state before the HS-0 Line state. When <i>CIL Bypass</i> is unchecked, the actual duration is based on u_PRG_HS_PREPARE. <i>CIL Bypass</i> == Checked: Default value of t_HS-PREPARE = ceil(Minimum timing parameter value/ByteClk Period) <i>CIL Bypass</i> == Unchecked: sync_clk_val = floor((Reference Clock Frequency – 1)/20 + 1) ref_clock period = (1/ Reference Clock Frequency) t_HS-PREPARE_val = ceil(Minimum timing parameter value/ref_clock period) – sync_clk_val If t_HS-PREPARE_val > 0, the default value of t_HS-PREPARE is t_HS-PREPARE_val + 1, otherwise, the default value is 1.
t_HS_ZERO during skew calibration ²	2–255	Duration when the data lanes are in HS-0 state before transmitting the sync sequence for HS skew calibration. When <i>CIL Bypass</i> is unchecked, the calculated value must be offset down by 5. <i>CIL Bypass</i> == Checked: Default value of t_HS_ZERO during skew calibration = ceil(Minimum timing parameter value/ByteClk Period) <i>CIL Bypass</i> == Unchecked: tmp_default_value = ceil((Minimum timing parameter value/ByteClk Period) × (TX Gear/8)) If tmp_default_value > 6, the default value of t_HS_ZERO during skew calibration = tmp_default_value – 5, otherwise, the default value is 2.
t_HS_ZERO ^{2, 6}	1–255	When <i>CIL Bypass</i> is checked, this is the delay from the LP-00 state to the assertion of the d_hs_rdy_o signal. When <i>CIL Bypass</i> is unchecked, this is the duration when the data lanes are in HS-0 state before transmitting the sync sequence. The actual HS-ZERO on the D-PHY data lanes depends on the following factors: <ul style="list-style-type: none"> The delay between the d_hs_rdy_o assertion and the time the requestor sends the payload of a long packet.

Attribute	Selectable Values	Description
		<ul style="list-style-type: none"> The number of cycles the packet header (if enabled) can create the sync pattern and the 32-bit header. This varies with the number of lanes and gearing. The serializer delay. The timing from parallel data input to the serialized output data differs between soft and hard D-PHY implementations. When <i>CIL Bypass</i> is unchecked, the calculated value must be offset down by 5. The default value of this parameter is the same as t_HS_ZERO during skew calibration parameter when <i>CIL Bypass</i> is checked. When <i>CIL Bypass</i> is unchecked, if tmp_default_value > 5, the default value of t_HS_ZERO = tmp_default_value – 5, otherwise, the default value is 1. tmp_default_value is the same with t_HS_ZERO during skew calibration parameter tmp_default_value.
t_HS_TRAIL ^{2, 6}	1–255	<p>Duration of the flipped bit after the last payload data bit of an HS transmission burst.</p> <p>Default value of t_HS_TRAIL = floor(Maximum T_EOT timing parameter value/ByteClk Period)</p> <p>When <i>CIL Bypass</i> == Checked, it is recommended to always use the default value formula to achieve trail timing requirements.</p>
t_HS_EXIT	1–255	<p>Duration of the data LP-11 state following an HS transmission burst to the assertion of the c2d_ready_o signal when in continuous clock mode.</p> <p><i>CIL Bypass</i> == Checked: Default value of t_HS_EXIT = floor((Minimum timing parameter value/ByteClk Period)+1)</p> <p><i>CIL Bypass</i> == Unchecked: Default value of t_HS_EXIT = 1.</p>
t_CLK-PREPARE	1–255	<p>Duration of the LP-00 clock state immediately before the HS-0 clock state in the LP-to-HS sequence.</p> <p><i>CIL Bypass</i> == Checked Default value of t_CLK-PREPARE = ceil(Minimum timing parameter value/ByteClk Period)</p> <p><i>CIL Bypass</i> == Unchecked Default value of t_CLK-PREPARE = 1</p> <p>When setting this value for <i>CIL Bypass</i> is unchecked, refer to the uc_PRG_HS_PREPARE register in Table 5.1 for the generated duration.</p>
t_CLK-ZERO ^{2, 6}	1–255	<p>Duration of the clock HS-0 state prior to starting the actual toggling of the high-speed clock. When <i>CIL Bypass</i> is unchecked, the calculated value must be offset down by 4.</p> <p>Example: <i>D-PHY Gear</i> = 8 <i>D-PHY Clock Frequency (MHz)</i> = 480 MHz Frequency of byte_clk_o = 120 MHz byte_clk_o period = 8.336 ns Target clock HS-0 state duration = 262 ns</p>

Attribute	Selectable Values	Description
		$t_CLK-ZERO = \text{ceil}((262/8.336) - 4)$ $= 28$ <i>CIL Bypass</i> == Checked: Default value of $t_CLK-ZERO = \text{ceil}(\text{Minimum timing parameter value}/\text{ByteClk Period})$ <i>CIL Bypass</i> == Unchecked: $\text{tmp_default_value} = \text{ceil}((\text{Minimum timing parameter value}/\text{ByteClk Period}) \times (\text{TX Gear}/8))$ If $\text{tmp_default_value} > 4$, the default value of $t_CLK-ZERO = \text{tmp_default_value} - 4$, otherwise, the default value is 1.
$t_CLK-PRE$	1–255	Duration of the HS clock prior to the start of the LP-to-HS sequence of the data lanes. Default value of $t_CLK-PRE = \text{ceil}((\text{Minimum timing parameter value}/\text{ByteClk Period})+1)$.
t_CLK_POST	1–255 ⁴	Duration of the HS clock after the last associated Data Lane has transitioned to LP mode. The interval is defined as the period from the end of $tHS-TRAIL$ to the beginning of $tCLK-TRAIL$.
$t_CLK-TRAIL^{2, 6}$	2–255	Duration of the HS-0 state after the last clock bit of an HS transmission burst. <i>CIL Bypass</i> == Checked: Default value of $t_CLK-TRAIL = \text{floor}((\text{Minimum timing parameter value}/\text{ByteClk Period}) + 2)$ <i>CIL Bypass</i> == Unchecked: Default value of $t_CLK-TRAIL = \text{floor}(((\text{Minimum timing parameter value}/\text{ByteClk Period}) \times (\text{TX Gear}/8)) + 2)$
$t_CLK-EXIT$	1–255 ⁴	Duration of the clock LP-11 state following an HS transmission burst to the assertion of the $c2d_ready_o$ signal when in non-continuous clock mode.
$t_SKEWCAL-INIT\ 2^{15}UI$ to 100 μs	$2^{15} - 100\ \mu s^4$	Duration of initial Skew Calibration. Default value is close to 2^{15} UI.
$t_SKEWCAL-PERIOD\ 2^{10}UI$ to 10 μs	$2^{10} - 10\ \mu s^4$	Duration of periodic Skew Calibration. Default value is close to 2^{10} UI.

Notes:

- The duration of the timing parameter is equal to the $(\text{ByteClk Period}) \times (\text{attribute value})$, except for attributes marked with note 2.
- When *CIL Bypass* is unchecked, regardless of the gear selected, the duration of the timing parameter is equal to the $(8UI) \times (\text{attribute value})$.
- ByteClk Period represents the equivalent period of the *Actual Byte Clock Frequency (MHz)* when *D-PHY TX IP == Hard D-PHY* and *PLL Mode == Internal*, or *Target Byte Clock Frequency (MHz)* when *D-PHY TX IP == Soft D-PHY* or *D-PHY TX IP == Hard D-PHY* and *PLL Mode == External*.
- The default value of this parameter is equal to $\text{floor}((\text{Minimum timing parameter value}/\text{ByteClk Period}) + 1)$.
- For skew calibration timing parameters, the minimum timing parameter value is based on the Skew-Calibration Timing Parameters table of the D-PHY specification. For all other timing parameters, the minimum or maximum parameter value is based on the Operation Timing Parameters in LP Mode – HS Mode Cycles table of the D-PHY specification.
- The maximum timing value depends on the *CIL Bypass* attribute setting.

The timing parameters are in number of byte clock cycles. This is computed automatically to ensure the design meets the required minimum and maximum timing ranges. The numbers set in the user interface and the actual duration in the D-PHY lanes might vary due to the serialization and register delays within the design.

4. Signal Description

This section describes the CSI-2/DSI D-PHY Tx IP ports.

4.1. Clock and Reset Interface

Table 4.1. Clock and Reset Ports Description

Port Name	Direction	Mode/Configuration	Description
D-PHY Tx			
reset_n_i	In	—	Asynchronous active low system reset.
ddr_reset_i	In	<i>D-PHY TX IP = Soft D-PHY Enable Edge Clock Synchronizer and Divider – unchecked</i>	Drives the reset port of DDR modules. Must be generated by the gddr_sync module (ddr_reset_o). Refer to the Soft D-PHY Module section for more details.
ddr_reset_o	Out	<i>Enable Edge Clock Synchronizer and Divider – checked</i>	Output reset of the gddr_sync module. Default is 1'd1.
ref_clk_i	In	Not available when <i>DPHY TX IP == Soft D-PHY</i> and <i>Enable Edge Clock Synchronizer and Divider – unchecked</i>	If the <i>D-PHY PLL Mode = Internal</i> , this clock is used as the reference clock for the internal PLL. The frequency must be between 24–200 MHz. If the <i>D-PHY TX IP = Hard D-PHY</i> , <i>D-PHY PLL Mode = External</i> and <i>CIL Bypass = unchecked</i> , this is used as the escape mode and internal control logic clock. On this configuration, when <i>Bypass Packet Formatter = checked</i> , this clock drives the hs_clk_cil_ready_o output signal. If <i>D-PHY TX IP = Soft D-PHY</i> and <i>Enable Edge Clock Synchronizer and Divider = checked</i> , this clock can be any clock that runs at low speed continuously. This clock is used as a startup clock that clocks the gddr_sync module, which synchronizes the clock divider ECLKDIV and the DDR elements. On this configuration, this is the clock domain source of the following outputs: <ul style="list-style-type: none"> ready_o ddr_reset_o pll_lock_o
pll_clkop_i	In	<i>D-PHY TX IP == Soft D-PHY</i> and <i>Enable Edge Clock Synchronizer and Divider – checked</i> or <i>D-PHY TX IP == Hard D-PHY</i> and <i>DPHY PLL Mode – External</i>	External PLL clock source. For <i>D-PHY TX IP = Hard D-PHY</i> , the frequency of this clock is twice that of the D-PHY clock lanes. For <i>D-PHY TX IP = Soft D-PHY</i> , the frequency of this clock is the same as the frequency of the D-PHY clock lanes.
pll_clkos_i	In	<i>D-PHY TX IP = Soft D-PHY</i>	This is the 90-degree phase shifted pll_clkop_i.
eclk_syncclk_o	Out	<i>Enable Edge Clock Synchronizer and Divider – checked</i>	This is the output clock of ECLKSYNC module and is only reset internally during DDR synchronization. The frequency of this clock is the same as the frequency of the D-PHY clock lanes.
byte_clk_o	Out	<i>D-PHY TX IP = Hard D-PHY</i> or <i>Enable Edge Clock Synchronizer and Divider – checked</i>	When <i>D-PHY TX IP = Hard D-PHY</i> , this byte clock is generated by the D-PHY PLL. When <i>D-PHY TX IP = Soft D-PHY</i> and <i>Enable Edge Clock Synchronizer and Divider = checked</i> , this byte clock is generated by ECLKDIV. The frequency of this clock is equal to <i>Actual Byte Clock Frequency (MHz)</i> and with a default value of 1'd0.

Port Name	Direction	Mode/Configuration	Description
			<p>This is the clock domain source of the following outputs:</p> <ul style="list-style-type: none"> axis_tready_o tinit_done_o pix2byte_rstn_o d_hs_rdy_o c2d_ready_o phdr_xfr_done_o ld_pyld_o
eclk_syncclk_i	In	<i>D-PHY TX IP = Soft D-PHY</i> <i>Enable Edge Clock</i> <i>Synchronizer and Divider – unchecked</i>	<p>This input clock drives the ECLK pin of the DDR modules for the data path.</p> <p>Must be generated by the ECLKSYNC module through eclk_syncclk_o. Refer to the Soft D-PHY Module section for more details.</p> <p>The frequency of this clock is the same as the frequency of the D-PHY clock lanes.</p>
byte_clk_i	In	<i>D-PHY TX IP = Soft D-PHY</i> <i>Enable Edge Clock</i> <i>Synchronizer and Divider – unchecked</i>	<p>Input byte clock that drives the SCLK pin of the DDR modules for data path.</p> <p>Must be generated by the ECLKDIV module through byte_clk_o. Refer to the Soft D-PHY Module section for more details.</p> <p>The frequency of this clock is equal to <i>Actual Byte Clock Frequency (MHz)</i>.</p>
LMMI Device Target			
lmmi_resets_i	In	<i>Enable LMMI Interface – checked</i>	<p>Active low signal to reset the configuration registers.</p> <p>Because of implementation constraints, this does not apply to hard D-PHY registers. To restore hard D-PHY registers to the default values, you must manually reprogram each register.</p>
lmmi_clk_i	In	<i>Enable LMMI Interface – checked</i>	<p>LMMI interface clock that is available only when Enable LMMI Interface = checked. When <i>D-PHY TX IP = Hard D-PHY</i>, the lmmi_clk_i signal is limited to a maximum operating frequency of 60 MHz. This is the clock domain source of the following outputs:</p> <ul style="list-style-type: none"> lmmi_ready_o lmmi_rdata_o lmmi_rdata_valid_o

4.2. D-PHY Tx

Table 4.2. D-PHY Tx Signal Description

Port Name	Direction	Mode/Configuration	Description
D-PHY Tx			
clk_p_io, clk_n_io	In/Out	—	MIPI D-PHY clock lane.
d_p_io[BUS_WIDTH ¹ – 1:0], d_n_io[BUS_WIDTH ¹ – 1:0]	In/Out	—	MIPI D-PHY data lanes.
pd_dphy_i	In	<i>D-PHY TX IP = Hard D-PHY</i> <i>or Enable Edge Clock</i> <i>Synchronizer and Divider – checked</i>	Active high powers down the D-PHY block, including the internal PLL if <i>D-PHY TX IP = Hard D-PHY</i> .
usrstdby_i	In	<i>D-PHY PLL Mode –Internal</i>	Active high puts the hard D-PHY block to standby mode.

Port Name	Direction	Mode/Configuration	Description
pll_lock_i	In	<i>D-PHY TX IP == Soft D-PHY and Enable Edge Clock Synchronizer and Divider – checked</i> or <i>D-PHY TX IP == Hard D-PHY and DPHY PLL Mode – External</i>	D-PHY PLL lock signal.
ready_i	In	<i>D-PHY TX IP = Soft D-PHY Enable Edge Clock Synchronizer and Divider – unchecked</i>	Indicates GDDR ready. Must be generated by gddr_sync module (ready_o). Refer to the Soft D-PHY Module section for more details.
clk_hs_en_i ⁴	In	Not available when <i>Enable Manual Control of D-PHY Clock == unchecked</i> and when either condition is valid: <ul style="list-style-type: none"> <i>D-PHY Clock Mode – Continuous</i> <i>CIL Bypass and Bypass Packet Formatter</i> are both unchecked 	When this signal is active, the IP starts the HS entry sequence on the D-PHY clock lane. The usage depends on the following conditions: <ul style="list-style-type: none"> When 1) <i>D-PHY Clock Mode – Continuous</i> or 2) <i>CIL Bypass</i> and <i>Bypass Packet Formatter</i> are both unchecked: <ul style="list-style-type: none"> Drive this signal LOW to manually force the D-PHY clock lane into LP mode. Otherwise, tie this signal HIGH. When deasserted, LP entry sequence starts regardless of the state of the D-PHY data lanes. Before forcing the D-PHY clock lane into LP mode, ensure there are no ongoing or outstanding transactions in the interface, and that the data lanes are in the IDLE state (typically indicated by c2d_ready_o == HIGH). Forcing into LP mode during active transactions can cause the IP to hang, requiring a reset. Additionally, after forcing clock lane into LP mode, ensure clk_hs_en_i is already set to HIGH before sending any new data transactions to the IP. Else: <ul style="list-style-type: none"> When <i>D-PHY TX IP = Soft D-PHY</i> or <i>CIL Bypass</i> is checked, this is an active high pulse going to the Tx global operation. When <i>CIL Bypass</i> is unchecked, this signal must be asserted in the entire duration that clock is expected to be active See the Timing Diagrams section for details.
d_hs_en_i	In	—	This triggers the IP to start HS entry sequence on the data lanes. If <i>CIL Bypass</i> is unchecked and <i>Bypass Packet Formatter</i> is checked, this also serves as data valid of byte_or_pkt_data_i. See the Timing Diagrams section for details. This is unavailable if <i>CIL Bypass</i> and <i>Bypass Packet Formatter</i> are both unchecked.
skewcal_period_en_i	In	<i>Enable Periodic Skew Calibration = checked</i>	Initiates periodic deskew calibration when set from low to high.
sp_en_i	In	<i>Bypass Packet Formatter – unchecked</i>	Short packet enable (frame or line packet). This high active pulse triggers the IP to transmit a CSI-2 or DSI short packet.

Port Name	Direction	Mode/Configuration	Description
lp_en_i	In	<i>Tx Interface Type – CSI-2 Bypass Packet Formatter – unchecked</i>	This high active pulse triggers the packet formatter to prepare the 32-bit packet header for the CSI-2 long packet. The IP expects the payload to arrive 4 cycles after the assertion of the lp_en_i.
vcx_i[1:0]	In	<i>Enable AXI4-Stream Interface – unchecked</i> <i>Extended Virtual Channel ID checked</i>	2-bit virtual channel extension. This is the 2-bit MSB of a 4-bit virtual channel ID.
vc_i [1:0]	In	<i>Enable AXI4-Stream Interface – unchecked</i> <i>Bypass Packet Formatter – unchecked</i>	2-bit virtual channel ID of the packet. This is used only when the Packet Formatter is enabled.
dt_i [5:0]	In	<i>Enable AXI4-Stream Interface – unchecked</i> <i>Bypass Packet Formatter – unchecked</i>	CSI-2 or DSI 6-bit data type field. This is used only when the Packet Formatter is enabled.
wc_i [15:0]	In	<i>Enable AXI4-Stream Interface – unchecked</i> <i>Bypass Packet Formatter – unchecked</i>	16-bit Word Count field. This denotes the number of bytes in the payload of a long packet. In a short packet, this contains a 2-byte data. This is used only when the Packet Formatter is enabled.
byte_or_pkt_data_i[DW ² – 1:0]	In	<i>Enable AXI4-Stream Interface – unchecked</i>	Byte data or packet data.
byte_or_pkt_data_en_i	In	<i>Enable AXI4-Stream Interface – unchecked</i>	Indicates valid data on the byte_or_pkt_data_i bus. Not available if <i>CIL Bypass</i> is unchecked and <i>Bypass Packet Formatter</i> is checked.
d_hs_rdy_o	Out	—	Active high signal to indicate data lane is ready for transmission. Default is 1'd1 when <i>CIL Bypass</i> – unchecked, else 1'd0.
c2d_ready_o	Out	—	Indicates that CMOS2DPHY is ready to receive data. When D-PHY TX IP is running at 1.5 Gbps and below, this signal asserts after Initialization period is done (tinit_done = 1). When D-PHY TX IP is running at more than 1.5 Gbps, this signal asserts when both initialization period and initial skew calibration period are done. Default is 1'd0.
ready_o	Out	<i>D-PHY TX IP = Hard D-PHY or Enable Edge Clock Synchronizer and Divider – checked</i>	Indicates PLL lock when <i>D-PHY TX IP = Hard D-PHY</i> or GDDR ready when <i>D-PHY TX IP = Soft D-PHY</i> . Default is 1'd0.
lp_rx_en_i	In	<i>Tx Interface Type – DSI and CIL Bypass – checked</i>	Low Power Rx Enable signal.
lp_rx_data_p_o	Out	<i>Tx Interface Type – DSI</i>	Low Power Rx Positive data Default is 1'd1 when <i>D-PHY TX IP = Soft D-PHY</i> . Default is 1'b0 when <i>D-PHY TX IP = Hard D-PHY</i> .
lp_rx_data_n_o	Out	<i>Tx Interface Type – DSI</i>	Low Power Rx Negative data Default is 1'd1 when <i>D-PHY TX IP = Soft D-PHY</i> . Default is 1'b0 when <i>D-PHY TX IP = Hard D-PHY</i> .
phdr_xfr_done_o	Out	<i>Tx Interface Type – CSI-2 Bypass Packet Formatter – unchecked</i>	Single cycle pulse to indicate that the packet information, payload, and CRC are sent out to the Tx Global Operation (unavailable when <i>CIL Bypass</i> is unchecked). Default is 1'd0.

Port Name	Direction	Mode/Configuration	Description
ld_pyld_o	Out	<i>Tx Interface Type – CSI-2 Bypass Packet Formatter – unchecked</i>	When high, the packet formatter is ready to receive data for packing (unavailable when <i>CIL Bypass</i> is unchecked). Default is 1'd0.
cil_hs_tx_ready_o[BUS_WIDTH ¹ – 1:0]	Out	<i>D-PHY TX IP = Hard D-PHY CIL Bypass – unchecked</i>	Indicates DPHY is ready to send byte data. Default is {BUS_WIDTH ¹ {1'd0}}.
cil_data_lane_ss_o[BUS_WIDTH ¹ – 1:0]	Out	<i>D-PHY TX IP = Hard D-PHY CIL Bypass – unchecked</i>	Indicates data lane is in stop state. Default is {BUS_WIDTH ¹ {1'd1}}.
hs_clk_cil_ready_o	Out	<i>D-PHY TX IP = Hard D-PHY Bypass Packet Formatter – checked CIL Bypass – unchecked</i>	Indicates DPHY high-speed clock is ready. Default is 1'd0.
tx_cil_word_valid_lane0_i ³	In	<i>D-PHY TX IP = Hard D-PHY Bypass Packet Formatter – checked CIL Bypass – unchecked</i>	4-bit high-speed transmit word data valid. 0b0001 – 1 byte is valid in the corresponding clock cycle. 0b0011 – 2 bytes are valid in the corresponding clock cycle.
tx_cil_word_valid_lane1_i ³	In	<i>D-PHY TX IP = Hard D-PHY Bypass Packet Formatter – checked CIL Bypass – unchecked</i>	4-bit high-speed transmit word data valid. 0b0001 – 1 byte is valid in the corresponding clock cycle. 0b0011 – 2 bytes are valid in the corresponding clock cycle.
tx_cil_word_valid_lane2_i ³	In	<i>D-PHY TX IP = Hard D-PHY Bypass Packet Formatter – checked CIL Bypass – unchecked</i>	4-bit high-speed transmit word data valid. 0b0001 – 1 byte is valid in the corresponding clock cycle. 0b0011 – 2 bytes are valid in the corresponding clock cycle.
tx_cil_word_valid_lane3_i ³	In	<i>D-PHY TX IP = Hard D-PHY Bypass Packet Formatter – checked CIL Bypass – unchecked</i>	4-bit high-speed transmit word data valid. 0b0001 – 1 byte is valid in the corresponding clock cycle. 0b0011 – 2 bytes are valid in the corresponding clock cycle.
line_disable_i ³	In	<i>D-PHY TX IP = Hard D-PHY Bypass Packet Formatter – checked CIL Bypass – unchecked</i>	D-PHY lane disable signal. Corresponding lane must be set to 1'b1 based on the expected active D-PHY lanes to be disabled. Bus width is dependent on BUS_WIDTH ¹ . [0] – Lane 0 [1] – Lane 1 [2] – Lane 2 [3] – Lane 3 See the Timing Diagrams section for details.

Notes:

- BUS_WIDTH – Number of D-PHY Lanes that are available on the user interface (*Number of TX Lanes*).
- DW – Byte or Packet Data Width.
DW = TX Gear × Number of TX Lanes
- If the number of the last valid data byte (byte_or_pkt_data_i) is not equal to the selected gear, for example, only 1 byte is valid in a gear 16 configuration, you need to properly set the corresponding tx_cil_word_valid_lane#_i and line_disable_i. Refer to [Figure 2.21](#). Example Configuration of Number of TX Lanes == 4, TX Gear == 16 with Unaligned Number of Bytes
- for example.
- Starting from IP v2.3.0, by checking *Enable Manual Control of D-PHY Clock*, you can manually control the D-PHY clock lane to enter low power mode using the clk_hs_en_i port when the IP is configured to either of the following conditions:
 - D-PHY Clock Mode == Continuous*
 - CIL Bypass and Bypass Packet Formatter* are both unchecked

4.3. LMMI Device Target

Table 4.3. LMMI Device Target Signal Description

Port Name	Direction	Mode/Configuration	Description
LMMI Device Target			
Immi_wdata_i[7:0]	In	Enable LMMI Interface – checked	Write data.
Immi_wr_rdn_i	In	Enable LMMI Interface – checked	Write = HIGH, Read = LOW.
Immi_offset_i[7:0]	In	Enable LMMI Interface – checked	Register offset, starting at offset 0.
Immi_request_i	In	Enable LMMI Interface – checked	Start transaction.
Immi_ready_o	Out	Enable LMMI Interface – checked	Ready to start a new transaction. Default is 1'd0.
Immi_rdata_o[7:0]	Out	Enable LMMI Interface – checked	Read data. Default is 0x00 when there is no hard D-PHY enabled. When hard D-PHY is enabled, default value is based on Immi_offset_i == 0x00.
Immi_rdata_valid_o	Out	Enable LMMI Interface – checked	Immi_rdata_o contains valid data. Default is 1'd0.

4.4. AXI4-Stream Device Receiver

Table 4.4. AXI4-Stream Device Receiver Signal Description

Port Name	Direction	Mode/Configuration	Description
AXI4-Stream Device Receiver			
axis_tvalid_i	In	Enable AXI4-Stream Interface – checked	Source indicates that data to be transmitted is valid.
axis_tdata_i[ADW ¹ – 1:0]	In	Enable AXI4-Stream Interface – checked	Payload data receiving channel (byte data or packet data with virtual channel and data type and word count).
axis_tready_o	Out	Enable AXI4-Stream Interface – checked	Indicates that AXI4-Stream is ready to accept data. Default is 1'd0.

Note:

- ADW – AXI4-Stream Data Width
 - If *Bypass Packet Formatter* is unchecked and *Extended Virtual Channel ID* is unchecked, $ADW = \text{Number of TX Lanes} \times \text{TX Gear} + 24$.
 - If *Bypass Packet Formatter* is unchecked and *Extended Virtual Channel ID* is checked, $ADW = \text{TX Gear} \times \text{Number of TX Lanes} + 26$.
 - Otherwise $ADW = \text{TX Gear} \times \text{Number of TX Lanes}$.

4.5. Debug Interface

Table 4.5. Debug Interface Signal Description

Port Name	Direction	Mode/Configuration	Description
Debug Interface			
tinit_done_o	Out	Miscellaneous – enabled Enable tINIT Counter – checked	tINIT done signal generated from IP. When <i>tINIT Counter</i> is checked, this signal asserts after (<i>tINIT Counter Value</i> – 1) cycles. Otherwise, this signal asserts internally when both <i>ready_i/ready_o</i> and <i>pll_lock_o</i> are asserted. Default is 1'd0.

Port Name	Direction	Mode/Configuration	Description
pll_lock_o	Out	Miscellaneous – enabled	D-PHY PLL lock signal. Default is 1'd0.
pix2byte_rstn_o	Out	Miscellaneous – enabled <i>Bypass Packet Formatter</i> – unchecked <i>Tx Interface Type</i> – CSI-2 <i>CIL Bypass</i> – checked	Active low reset signal for pixel2byte FIFOs. This toggles after every valid short and long packets data state of Packet Formatter. Default is 1'd1.
pkt_format_ready_o	Out	Miscellaneous – enabled <i>Bypass Packet Formatter</i> – unchecked <i>Tx Interface Type</i> – CSI-2 AXI4 Stream – disabled	Indicates the state of Packet Formatter. This asserts during long packet valid data state of Packet Formatter if <i>CIL Bypass</i> – checked. This is tied to 1 if <i>CIL Bypass</i> – unchecked. Default is 1'd0.

5. Register Description

For both hard and soft configurations of the D-PHY Tx IP, the Configuration Registers are available when LMMI is enabled. All D-PHY Tx IP Configuration Registers are controlled through the LMMI bus. If the LMMI feature is not enabled, the Hard D-PHY configuration registers (MIPI programmable bits) are set to the default values and the general registers become not actual and, instead, turn to top level input signals.

5.1. Hard Configured D-PHY Tx IP Configuration Registers (MIPI Programmable Bits)

(Available when *D-PHY TX IP = Hard D-PHY*)

Table 5.1. Hard Configured D-PHY Tx Configuration Registers (MIPI Programmable Bits)⁶

ADDR [5:0]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
0x00	HSEL RX High Speed Select. [0] – Less than ≤1.5 Gbps [1] – Higher than 1.5 Gbps Default depends on the <i>Target TX Line Rate</i> attribute.	AUTO_PD_EN Powers down inactive lanes. [0] – Lanes are kept powered up and at LP11. [1] – Lanes powered down. Default is 1'b0.	PRIMARY_SECONDARY Selects the PHY IP forward direction configuration. [0] – Secondary [1] – Primary Default is 1'b1.	DSI_CSI Selects the PHY IP application. [0] – CSI2 [1] – DSI Default depends on the <i>Tx Interface Type</i> attribute.
0x01	RXCDRP[1:0] ¹ LP-CD threshold voltage. Default is 2'b01. Min – 200 mV, Max – 450 mV		RSEL Loop filter resistance selection. Must be set to 2'b01 for DPHY Tx, otherwise, set to 2'b00.	
0x02	EN_CIL Enables or disables CIL. [0] – CIL bypassed. [1] – CIL enabled. Default depends on the <i>CIL Bypass</i> attribute.	RXLP RP[2:0] ¹ Adjust the threshold voltage and hysteresis of LP-RX, default setting is 3'b001.		
0x03	TST[0] ¹ = 1'b1	PLLCLKBYPASS Bypasses the internal PLL. [0] – PLL Enabled. [1] – PLL Bypassed. Depends on the <i>D-PHY PLL Mode</i> attribute.	LOCK_BYP ⁴ When clock lane exits from ULPS, this input determines if the PLL LOCK signal is used to gate the high-speed transmit byte clock (TxWordClkHS). [0] PLL LOCK gates TxWordClkHS. [1] PLL LOCK signal does not gate TxWordClkHS clock. Default is 1'b0.	Default is 1'b0 ¹ .
0x04	CN[0]	TST[3:1] ¹ = 3'b100		
0x05	CN[4:1] The N parameter of the internal PLL in the equation: Output = M/(N×O). See Table 5.2 for values. Default depends on the <i>Target TX Line Rate</i> attribute selected.			
0x06	CM[3:0] LSB of the M parameter of the internal PLL in the equation: Output = M/(N×O). See Table 5.2 for values.			
0x07	CM[7:4] MSB of the M parameter of the internal PLL in the equation: Output = M/(N×O). See Table 5.2 for values. Default depends on the <i>Target TX Line Rate</i> attribute selected.			

ADDR [5:0]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
0x08	TxDataWidthHS[0] LSB High-Speed Transmit Byte Clock.	CO[2:0] The O parameter of the internal PLL in the equation: $\text{Output} = M / (N \times O)$. See Table 5.2 for values. Default depends on the <i>Target TX Line Rate</i> attribute selected.		
0x09	Lane0_sel[0] LSB of Lane0_Sel	RxDataWidthHS[1:0] High-Speed Receive Data Width Select. 2'b00 – 1/8 the HS bit rate 2'b01 – 1/16 the HS bit rate 2'b10 – 1/32 the HS bit rate Default is 2'b01.	TxDataWidthHS[1] MSB High-Speed Transmit Byte Clock. 2'b00 – 1/8 the HS bit rate 2'b01 – 1/16 the HS bit rate 2'b10 – 1/32 the HS bit rate Default depends on the <i>TX Gear</i> attribute.	
0x0A ³	Default is 1'b1 ¹ .	cfg_num_lanes[1:0] Sets the number of active lanes. Value from 0 to 3. Default depends on the <i>Number of TX Lanes</i> attribute.	Lane0_sel[1] MSB of Lane0_Sel. This determines which lane acts as data lane0 in HS Operation mode. Value from 0 to 3. Default is 2'b00.	
0x0C	uc_PRG_HS_ZERO[1:0]		uc_PRG_HS_PREPARE T_CLK_PREPARE time in the beginning of high-speed transmission mode. For clock pin. 0 – Tperiod of sync_clk ² 1 – 1.5 ¹ Tperiod of sync_clk ² Default depends on the <i>CIL Bypass</i> attribute. If <i>CIL Bypass</i> is checked, default is 1'b0. Else, default depends on the t_CLK-PREPARE timing parameter. If t_CLK-PREPARE timing parameter > 1, register bit is 1'b1, else 1'b0.	Default is 0 ¹ .
0x0D	uc_PRG_HS_ZERO[5:2] Bits used to program T_CLK_ZERO time in the beginning of high-speed transmission mode. For clock pin. $T_CLK_ZERO = (uc_PRG_HS_ZERO + 4) \times (\text{ByteClk Period}^5)$			
0x0E	uc_PRG_HS_TRAIL[2:0] Bits used to program T_HS_TRAIL time in the end of high-speed transmission mode. For clock pin. $T_HS_TRAIL = (uc_PRG_HS_TRAIL) \times (\text{ByteClk Period}^5)$			uc_PRG_HS_ZERO[6] Default depends on the <i>CIL Bypass</i> attribute. If <i>CIL Bypass</i> is checked, default is 0x01. Else default depends on the tCLK_HSZERO timing parameter.
0x0F	2'b01 ¹		uc_PRG_HS_TRAIL[4:3] Default depends on the <i>CIL Bypass</i> attribute. If <i>CIL Bypass</i> is checked, default is 0x01. Else, default depends on the tCLKTRAIL timing parameter.	

ADDR [5:0]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
0x11	u_PRG_HS_ZERO[1:0] (See MSB below at 0x12)		u_PRG_HS_PREPARE[1:0] T_HS_PREPARE time in the beginning of high-speed transmission mode. For <u>data</u> pins. 0 – Tperiod of sync_clk ² 1 – 1.5 ¹ Tperiod of sync_clk ² 2 – 2 ¹ Tperiod of sync_clk ² 3 – 2.5 ¹ Tperiod of sync_clk ² Default depends on the <i>CIL Bypass</i> attribute. If <i>CIL Bypass</i> is checked, default is 0x1. Else, default depends on the tDATPREP timing parameter. If tDATPREP timing parameter < 4, register value is tDATPREP – 1, else 2'b11.	
0x12	u_PRG_HS_ZERO[5:2] Bits used to program T_HS_ZERO time in the beginning of high-speed transmission mode. For <u>data</u> pins. T_HS_ZERO = (u_PRG_HS_ZERO + 5 + 2M) × (ByteClk Period ⁵), where M = (TX Gear/8). Note that 2M in the equation indicates a value of up to 2M value and may not be exactly 2M. Default depends on the <i>CIL Bypass</i> attribute. If <i>CIL Bypass</i> is checked, default is 0x01. Else, default depends on the tDAT_HSZERO timing parameter.			
0x13	u_PRG_HS_TRAIL[3:0] Bits used to program T_HS_TRAIL time in the end of high-speed transmission mode. For <u>data</u> pins. T_HS_TRAIL = (u_PRG_HS_TRAIL) × (ByteClk Period ⁵). Note that the actual duration may have an offset of up to 1 ByteClk Period. Default depends on the <i>CIL Bypass</i> attribute. If <i>CIL Bypass</i> is checked, default is 0x01. Else, default depends on the tDATTRAIL timing parameter.			
0x14	2'b00 ¹		u_PRG_HS_TRAIL[5:4] (See LSB above at 0x13)	
0x1E	0 ¹	0 ¹	0 ¹	cont_clk_mode Continuous clock mode maintains high-speed clock throughout the operation. Clearing this bit enables the IP to go into low power in between high-speed transfers to reduce power. [0] – non-continuous HS clock [1] – continuous HS clock Default depends on the <i>D-PHY Clock Mode</i> attribute.

Notes:

- These bits must be set to the indicated value when writing to this register. Changing the values may cause the IP to malfunction.
- The frequency for sync_clk is equivalent to *Reference Clock Frequency* / $\text{math.floor}((\text{Reference Clock Frequency} - 1)/20 + 1)$.
- Offset 0x0A is also accessible for soft D-PHY mode but only 0x0A[2:1] has write permission. Dynamic reconfiguration feature is only supported in Nexus and Avant soft D-PHY configuration. See the [Dynamic Reconfiguration](#) section for details.
- ULPS sequences are not yet supported.
- ByteClk Period represents the equivalent period of the *Actual Byte Clock Frequency (MHz)* when *D-PHY TX IP == Hard D-PHY* and *PLL Mode == External*, or *Target Byte Clock Frequency (MHz)* when *D-PHY TX IP == Soft D-PHY* or when *D-PHY TX IP == Hard D-PHY* and *PLL Mode == Internal*.
- Avoid accessing or modifying any addresses within the 0x00 – 0x1E range that are not specified in the table. Altering these addresses may lead to IP malfunctions.

Table 5.2. CN and CO Table of Values

CO		CN			
Control O Value	Actual O Value	Control N Value	Actual N Value	Control N Value	Actual N Value
000	1	11111	1	11010	17
001	2	00000	2	11101	18
010	4	10000	3	11110	19
011	8	11000	4	01111	20
111	16	11100	5	10111	21
—	—	01110	6	11011	22
—	—	00111	7	01101	23
—	—	10011	8	10110	24
—	—	01001	9	01011	25
—	—	00100	10	00101	26
—	—	00010	11	10010	27
—	—	10001	12	11001	28
—	—	01000	13	01100	29
—	—	10100	14	00110	30
—	—	01010	15	00011	31
—	—	10101	16	00001	32

Table 5.3. CM Table of Values

CM							
Control M Value	Actual M Value	Control M Value	Actual M Value	Control M Value	Actual M Value	Control M Value	Actual M Value
111X0000	16	10001100	76	00001000	136	01000100	196
111X0001	17	10001101	77	00001001	137	01000101	197
111X0010	18	10001110	78	00001010	138	01000110	198
111X0011	19	10001111	79	00001011	139	01000111	199
111X0100	20	10010000	80	00001100	140	01001000	200
111X0101	21	10010001	81	00001101	141	01001001	201
111X0110	22	10010010	82	00001110	142	01001010	202
111X0111	23	10010011	83	00001111	143	01001011	203
111X1000	24	10010100	84	00010000	144	01001100	204
111X1001	25	10010101	85	00010001	145	01001101	205
111X1010	26	10010110	86	00010010	146	01001110	206
111X1011	27	10010111	87	00010011	147	01001111	207
111X1100	28	10011000	88	00010100	148	01010000	208
111X1101	29	10011001	89	00010101	149	01010001	209
111X1110	30	10011010	90	00010110	150	01010010	210
111X1111	31	10011011	91	00010111	151	01010011	211
11000000	32	10011100	92	00011000	152	01010100	212
11000001	33	10011101	93	00011001	153	01010101	213
11000010	34	10011110	94	00011010	154	01010110	214
11000011	35	10011111	95	00011011	155	01010111	215
11000100	36	10100000	96	00011100	156	01011000	216
11000101	37	10100001	97	00011101	157	01011001	217
11000110	38	10100010	98	00011110	158	01011010	218
11000111	39	10100011	99	00011111	159	01011011	219

CM							
Control M Value	Actual M Value	Control M Value	Actual M Value	Control M Value	Actual M Value	Control M Value	Actual M Value
11001000	40	10100100	100	00100000	160	01011100	220
11001001	41	10100101	101	00100001	161	01011101	221
11001010	42	10100110	102	00100010	162	01011110	222
11001011	43	10100111	103	00100011	163	01011111	223
11001100	44	10101000	104	00100100	164	01100000	224
11001101	45	10101001	105	00100101	165	01100001	225
11001110	46	10101010	106	00100110	166	01100010	226
11001111	47	10101011	107	00100111	167	01100011	227
11010000	48	10101100	108	00101000	168	01100100	228
11010001	49	10101101	109	00101001	169	01100101	229
11010010	50	10101110	110	00101010	170	01100110	230
11010011	51	10101111	111	00101011	171	01100111	231
11010100	52	10110000	112	00101100	172	01101000	232
11010101	53	10110001	113	00101101	173	01101001	233
11010110	54	10110010	114	00101110	174	01101010	234
11010111	55	10110011	115	00101111	175	01101011	235
11011000	56	10110100	116	00110000	176	01101100	236
11011001	57	10110101	117	00110001	177	01101101	237
11011010	58	10110110	118	00110010	178	01101110	238
11011011	59	10110111	119	00110011	179	01101111	239
11011100	60	10111000	120	00110100	180	01110000	240
11011101	61	10111001	121	00110101	181	01110001	241
11011110	62	10111010	122	00110110	182	01110010	242
11011111	63	10111011	123	00110111	183	01110011	243
10000000	64	10111100	124	00111000	184	01110100	244
10000001	65	10111101	125	00111001	185	01110101	245
10000010	66	10111110	126	00111010	186	01110110	246
10000011	67	10111111	127	00111011	187	01110111	247
10000100	68	00000000	128	00111100	188	01111000	248
10000101	69	00000001	129	00111101	189	01111001	249
10000110	70	00000010	130	00111110	190	01111010	250
10000111	71	00000011	131	00111111	191	01111011	251
10001000	72	00000100	132	01000000	192	01111100	252
10001001	73	00000101	133	01000001	193	01111101	253
10001010	74	00000110	134	01000010	194	01111110	254
10001011	75	00000111	135	01000011	195	01111111	255

5.2. D-PHY Tx IP Configuration Registers for Timing Parameters

The registers in the following table are used to configure the protocol timing parameters when the design bypasses the hardened CIL or uses the soft logic implementation of the PHY.

Table 5.4. D-PHY Tx Configuration Registers for Timing Parameters

Offset (6 Bits)	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
0x1F	tLPX[7:0] Duration of any Low Power state. Default depends on the <i>t_LPX</i> attribute.							
0x20	tCLK-PREP[7:0] Duration of the LP-00 clock state immediately before the HS-0 clock state in the LP-to-HS sequence. Default depends on the <i>t_CLK-PREPARE</i> attribute.							
0x21	tCLK_HSZERO[7:0] Duration of the clock HS-0 state prior to starting the actual toggling of the high-speed clock. The calculated value must be offset up by N clock cycles because of some internal processing. If <i>D-PHY TX IP == 'Hard D-PHY'</i> $N = (TX\ Gear/8) - 1$ Else: $N = 1$ Default depends on the (<i>t_CLK-ZERO + N</i>) attribute.							
0x22	tCLKPRE[7:0] Duration for which the HS clock must be driven by the transmitter before any associated data lane transitions from LP to HS mode. The calculated value must be offset down by N clock cycles because of some internal processing. If <i>D-PHY TX IP == 'Hard D-PHY'</i> $N = (TX\ Gear/8)$ Else: $N = 2$ Default depends on the (<i>t_CLK-PRE – N</i>) attribute.							
0x23	tCLKPOST[7:0] Duration of the HS clock after the last associated Data Lane has transitioned to LP Mode. The interval is defined as the period from the end of tHS-TRAIL to the beginning of tCLK-TRAIL. The calculated value must be offset up by 1 clock cycle because of some internal processing. Default depends on the (<i>t_CLK_POST + 1</i>) attribute.							
0x24	tCLKTRAIL[7:0] Duration of the HS-0 state after the last clock bit of an HS transmission burst. The calculated value must be offset down by N clock cycles because of some internal processing. If <i>D-PHY TX IP == 'Soft D-PHY'</i> $N = 1$ Else: $N = 0$ Default depends on the (<i>t_CLK-TRAIL – N</i>) attribute.							
0x25	tCLKEXIT[7:0] Duration of the clock LP-11 state following an HS transmission burst. The calculated value must be offset up by 1 clock cycle because of some internal processing. Default depends on the (<i>t_CLK-EXIT + 1</i>) attribute.							
0x26	tDATPREP[7:0] Duration of the LP-00 Line state before the HS-0 Line state. Default depends on <i>t_HS-PREPARE</i> attribute.							

Offset (6 Bits)	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
0x27	<p>tDAT_HSZERO[7:0] Delay from the LP-00 State to the assertion of the d_hs_rdy_o signal. The calculated value must be offset up by 1 clock cycle because of some internal processing.</p> <p>The actual HS-ZERO on the D-PHY data lanes depends on these three factors:</p> <ul style="list-style-type: none"> The delay between the d_hs_rdy_o assertion and the time the requestor sends the payload of a long packet (tHSZERO_PKTEN). The number of cycles the packet header (if enabled) can create the sync pattern and the 32-bit header. This varies with the number of lanes and gearing. The serializer delay. The timing from parallel data input to the serialized output data differs between soft and hard D-PHY implementations. <p>Default depends on the (t_HS_ZERO + 1) attribute. Refer to Figure 2.26 for reference.</p>							
0x28	<p>tDATTRAIL[7:0] Duration of the flipped bit after the last payload data bit of an HS transmission burst. For D-PHY TX IP == Hard D-PHY, CIL Bypass == checked, and TX Gear == 16, if t_HS_TRAIL < 3, tDATTRAIL value must be set to 3. For D-PHY TX IP == Soft D-PHY, if t_HS_TRAIL < 4, tDATTRAIL value must be set to 2. For other cases, the calculated value must be offset by N clock cycles because of some internal processing. If D-PHY TX IP == Hard D-PHY: If CIL Bypass == checked: If TX Gear == 16: N = 0 Else: N = + 2 (offset up) Else: If TX Gear == 16: N = + 4 (offset up) Else: N = 0 Else: If the calculated value == 4 or calculated value == 5, N = -2 (offset down) Else if the calculated value > 5, N = -3 (offset down)</p> <p>The value depends on the (t_HS_TRAIL + N) attribute.</p>							
0x29	<p>tDATEXIT[7:0] Duration of the data LP-11 state following an HS transmission burst. The calculated value must be offset up by 1 clock cycle because of some internal processing. Default depends on the (t_HS_EXIT+1) attribute.</p>							
0x2D	<p>tSKEWCAL_INIT[7:0] Duration of Initial Skew Calibration.</p>							
0x2E	<p>tSKEWCAL_INIT [15:8] Duration of Initial Skew Calibration. Default depends on the t_SKEWCAL-INIT attribute.</p>							
0x2F	<p>tSKEWCAL_PERIOD[7:0] Duration of Periodic Skew Calibration.</p>							
0x30	<p>tSKEWCAL_PERIOD[15:8] Duration of Periodic Skew Calibration. Default depends on the t_SKEWCAL-PERIOD attribute.</p>							
0x31	<p>tSKEWCAL_HSZERO Duration when the data lanes are in HS-0 state before transmitting the sync sequence for HS skew calibration. The calculated value must be offset down by 2 clock cycles because of some internal processing. If t_HS_ZERO during skew calibration < 4, default value is 2, else default is (t_HS_ZERO during skew calibration – 2).</p>							

5.3. D-PHY Tx IP Packet Formatter Registers

These read-only registers store the header information of the last packet transmission request received by the IP. These registers are only available when the Packet Formatter is enabled.

Table 5.5. D-PHY Tx Status Registers for Timing Parameters

Offset (6 Bits)	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
0x2A	vc_id[1:0] Default is 0x0.		data_type[5:0] Default is 0x00.					
0x2B	word_count[7:0] Default is 0x00.							
0x2C	word_count[15:8] Default is 0x00.							

Note:

- The status register updates may be delayed by up to 8 `Immi_clk_i` cycles after the data becomes available on the native interface because of the internal IP processing latency.

vc_id[1:0] – 2-bit virtual channel ID of the received packet (*vc_i*).

data_type[5:0] – 6-bit CSI-2 or DSI data type field (*dt_i*).

word_count[15:0] – 16-bit word count field. This denotes the number of bytes in the payload of a long packet. In a short packet, this contains a 2-byte data (*wc_i*).

6. Example Design

A CSI-2/DSI D-PHY Tx to CSI-2/DSI D-PHY Rx loopback example design is provided in the IP package to test the IP core.

The CSI-2/DSI D-PHY Tx example design allows you to compile, simulate, and test the CSI-2/DSI D-PHY Tx IP on the following Lattice evaluation boards:

- Avant-E Evaluation Board (LAV-E70-EVN)
- CertusPro-NX Evaluation Board (LFCPNX-EVN)

6.1. Example Design Supported Configuration

The following IP configurations are used during the CSI-2/DSI D-PHY Tx IP Core IP generation. Other settings that are not specified in this table are set to default. This example design requires the CSI-2/DSI D-PHY Rx IP Core to have the same settings as the CSI-2/DSI D-PHY Tx IP Core.

Table 6.1. CSI-2/DSI D-PHY IP Configuration Supported by the Example Design

CSI-2/DSI D-PHY Tx IP GUI Parameter	CSI-2/DSI D-PHY Tx IP GUI Configuration
TX Interface Type	CSI-2, DSI
D-PHY TX IP	Soft D-PHY
Number of TX Lanes	1, 2, 4
TX Gear	8
Bypass Packet Formatter	Unchecked
Target TX Line Rate (Mbps per Lane)	800
D-PHY Clock Mode	Continuous
Enable Edge Clock Synchronizer and Divider	Checked
Reference Clock Frequency (MHz)	100
Enable tINIT Counter	Checked
Enable Miscellaneous Status Signals	Checked

6.2. Overview of the Example Design and Features

Key features of the example design are as follows:

- Byte generator
- Byte checker

Data is generated in the byte clock domain by the byte generator component and transmitted to the D-PHY Tx soft IP and byte checker simultaneously. D-PHY Tx converts byte data into MIPI traffic and loops-back to D-PHY Rx. D-PHY Rx converts back the MIPI traffic to byte domain and transmits to byte checker. Byte checker compares if the data received from D-PHY Rx and byte generator matches, and outputs an active high compare error signal when data mismatch is observed. All clocks required by the design are generated by the general PLL. Reference clock of the PLL is generated from the on-board oscillator.

6.3. Example Design Components




Figure 6.1. CSI-2/DSI D-PHY Tx to CSI-2/DSI D-PHY Rx Loopback Example Design Block Diagram

The example design includes the following blocks:

- Byte generator
- CSI-2/DSI D-PHY Tx soft IP
- CSI-2/DSI D-PHY Rx soft IP
- Byte checker
- General PLL
- Reset synchronizer

6.3.1. Byte Generator

This block generates data in byte domain and transmits to the CSI-2/DSI D-PHY Tx IP.

6.3.2. Byte Checker

This block receives byte data from byte generator and CSI-2/DSI D-PHY Rx IP, and compares if data received matches.

6.3.3. CSI-2/DSI D-PHY Tx Soft IP

This block is the Lattice CSI-2/DSI D-PHY Tx soft IP, which serves as the MIPI Tx source.

6.3.4. CSI-2/DSI D-PHY Rx Soft IP

This block is the Lattice CSI-2/DSI D-PHY Rx soft IP, which receives MIPI traffic from the D-PHY Tx source.

6.3.5. PLL

This block generates the required clocks of the system.

6.3.6. Reset Synchronizer

This block synchronizes system reset into different clock domains.

6.4. Generating and Using the Example Design

You can use the Lattice Radiant software to generate and use the example design. A sample Lattice Radiant software project file for Lattice Avant device is provided in the package. By using the sample project, you can run functional simulation, software implementation flow, and hardware test.

Table 6.2. Example Design File List

Attribute	Description
eval/source	Contains all the design modules needed for example design implementation including testbench files for functional simulation.
eval/source/defines_avant.v	Contains the configuration and setting for the Lattice Avant device.
eval/source/defines_cpnx.v	Contains the configuration and setting for the Lattice CertusPro-NX device.
eval/sw/dphyrx_ip	Pre-generated CSI-2/DSI D-PHY Rx soft IP.
eval/sw/dphytx_ip	Pre-generated CSI-2/DSI D-PHY Tx soft IP.
eval/sw/pll_0_ip	Pre-generated general PLL soft IP.
eval/sw/dphy_loopback_ed1.sty	Sample Lattice Radiant software project strategy file.
eval/sw/post_syn_sys_avant.pdc	Sample post-synthesis constraint file in PDC format for the example design. Pin location constraints are pre-generated for the Avant Evaluation Board (LAV-E70-EVN) only.
eval/sw/post_syn_sys_cpnx.pdc	Sample post-synthesis constraint file in PDC format for the example design. Pin location constraints are pre-generated for the CertusPro-NX Evaluation Board (LFCPNX-EVN) only.
eval/sw/dphy_loopback_ed.rdf	Sample Lattice Radiant software project in RDF format.

6.4.1. Using the Example Design Sample Project

The sample project includes all the files required by the example design including the PDC file. To use the example design sample project, follow these steps:

1. Open the sample project provided: *eval/sw/dphy_loopback_ed.rdf*.





Figure 6.2. Sample File List

2. Click Run All  to perform the Lattice Radiant software full design compilation, which generates the example design bitstream file for the hardware test.

6.4.2. Changing Configuration of the Example Design

To change to a different supported configuration of the example design, follow these steps:

1. Modify the compiler directives under *COMMON IP SETTING* in the *defines_avant.v* file and regenerate the soft IPs accordingly.

2. Update the *Generated IP Settings* section in the *post_syn_sys_avant.pdc* file and replace the file with the new settings. This ensures that the correct settings and constraints are applied during the implementation flow.

```
//-----
// 3. COMMON IP SETTINGS
//-----
`define FAMILY "LAV-AT"           // Device Family
`define FAM_LAVAT

`define DATA_RATE 800           // DPHY Rate (in Mbps)
`define SKENCAL_EN              //**** Comment out if data is <= 1500Mbps

// Gear selection (default: 8, uncomment for 16)
`define GEAR_16

// Number of DPHY lanes (uncomment ONE only)
`define NUM_LANE_1
`define NUM_LANE_2
`define NUM_LANE_3
`define NUM_LANE_4

// Protocol Formatter/Parser (comment out if bypassed)
`define PRT_MODE_ON             // Enable Protocol Formatter/Parser
```

Figure 6.3. Example IP Settings

```
#-----
# Generated IP Settings
#-----
# Extracted from constraint_eval.pdc of dphyrx_ip
set dphyrx_ip_device "LAV-AT-E70"
set dphyrx_ip_device_int "ap6a400ce"
set dphyrx_ip_package "LFG1156"
...

#-----
# Extracted from constraint_eval.pdc of dphytx_ip
set dphytx_ip_device "LAV-AT-E70"
set dphytx_ip_device_int "ap6a400ce"
set dphytx_ip_package "LFG1156"
...
```

Figure 6.4. Example Generated IP Settings Section of the PDC File

You can change the configuration for the CertusPro-NX device by following the steps:

1. Change the project device to CertusPro-NX (LFCPNX-100-9LFG672C).
2. Replace the active *defines_avant.v* and *post_syn_sys_avant.pdc* files with the *defines_cpnx.v* and *post_syn_sys_cpnx.pdc* files respectively.
3. Regenerate all the IPs such as PLL, DPHY Rx, and DPHY Tx. For PLL, you need to create a new IP instance from IP Catalog with the same instance name, output frequency, and phase settings as for the Lattice Avant device.
4. Comment out *FAM_LAVAT* in *eval/source/defines_tb.v* and uncomment *FAM_LFCPNX*.

You must have a thorough understanding of the effect of any modification to modify the settings of the example design project provided. The example design works only when using the supported and pre-generated settings for the specific device stated.

6.5. Simulating the Example Design

To run the functional simulation, follow these steps:

1. Make sure that testbench file *tb_top.sv* is included in the **Input Files** section. Set the file to include in Simulation only, as shown in the following diagram.





Figure 6.5. Testbench Top File

2. Click the  button located on the **Toolbar** to initiate the **Simulation Wizard** shown in the following diagram.




Figure 6.6. Simulation Wizard GUI

3. Click **Next** to open the **Add and Reorder Source** window.
4. Click **Next**. The **Summary** window opens.
5. Set **Run Simulation** to 0 to ensure the simulation runs completely. Click **Finish** to run the simulation.




Figure 6.7. Simulation Result

If compilation error is encountered because of missing compiler directives, you can try adding the argument *mfcu* in the original QRUN command.

```
qrun -f "<filelist_path>" -mfcu
```

Figure 6.8. Sample QRUN Command with MFCU Argument

If you want to run gate-level simulations, uncomment the GATE_SIM compiler directive in the *eval/source/defines_tb.v* file.

```
//-- Define when running Gate-level simulations
`define GATE_SIM
```

Figure 6.9. Gate-Level Simulation Example Design Compiler Directive

The duration of the simulation depends on the mode selected.

By default, dynamic lane reconfiguration is enabled in the pre-generated example design through the compiler directive *RECON_EN*, which is defined in the device-specific defines file located in *eval/source/*.

When this feature is active, the testbench automatically cycles through the supported lane configurations in descending order, then returns to the original setting. For instance, in a pre-compiled 4-lane configuration, the test sequence proceeds as follows:

1. x4 lanes
2. x2 lanes
3. x1 lane
4. x4 lanes

6.6. Hardware Testing

The generated bitstream from the procedure in the [Generating and Using the Example Design](#) section is downloaded to the evaluation boards using the Lattice Radiant Programmer. You need an external FMC Loopback Card for the D-PHY Tx to D-PHY Rx loopback connection.

If you use the Avant-E Evaluation Board (LAV-E70-EVN), the following jumper settings are required:

- JP36: close ($V_{CCIO6} = 1.8\text{ V}$)
- JP61: close ($V_{CCIO7} = 1.2\text{ V}$)

You also need to make sure that DIP_SW3 (insert_err_i) is positioned towards ON (1'b0).

If the design is generated successfully, LED D22 lights up and LED D23 is off as shown in the following figures.




Figure 6.10. Avant-E Evaluation Board with Terasic® FMC Loopback Card on FMC2 Connector (J54)



Figure 6.11. CertusPro-NX Evaluation Board with FMC Loopback Card on FMC Connector (J48)

To perform dynamic lane reconfiguration in hardware, follow these steps:

1. After the initial bitstream loading, position DIP_SW6 (recon_numlane_i[1]) and DIP_SW5 (recon_numlane_i[0]) to the desired number of lanes. Positioning DIP_SW towards the ON position corresponds to logic level 1'b0.
 - x1 Lane: {DIP_SW6, DIP_SW5} == 2'b00
 - x2 Lane: {DIP_SW6, DIP_SW5} == 2'b01
 - x3 Lane: {DIP_SW6, DIP_SW5} == 2'b10
 - x4 Lane: {DIP_SW6, DIP_SW5} == 2'b11

Example: To configure from x4 lane (pre-compiled configuration) to x2 lane (dynamic lane reconfiguration setting), set {DIP_SW6, DIP_SW5} to 2'b01 as shown below.




Figure 6.12. DIP_SW Setting to Two Lanes on Avant-E Evaluation Board




Figure 6.13. DIP_SW Setting to Two Lanes on CertusPro-NX Evaluation Board

2. Trigger lane reconfiguration by pressing and releasing recon_en_n_i pushbutton (SW4 for Avant-E Evaluation Board and SW5 for CertusPro-NX Evaluation Board). Pressing and releasing the pushbutton automatically performs the dynamic lane reconfiguration sequence described in the [Dynamic Reconfiguration](#) section.
3. If reconfiguration is done successfully, LED D22 and LED D25 light up, while LED D23, LED D24, and LED D26 are off as shown in the following figure.




Figure 6.14. Avant-E Evaluation Board LED Status for Successful Lane Reconfiguration




Figure 6.15. CertusPro-NX Evaluation Board LED Status for Successful Lane Reconfiguration

The corresponding LED lights up, indicating the following checker results:

- LED D22 – Data check valid
- LED D25 – CSR check valid

If there are errors, the corresponding LED lights up indicating the following errors:

- LED D23 – Data compare mismatch
- LED D24 – CSR compare mismatch
- LED D26 – Timeout

The IP must be compiled with the maximum intended lane width to ensure proper functionality of dynamic lane reconfiguration across all supported configurations.

7. Designing with the IP

This section provides information on how to generate the IP Core using the Lattice Radiant software and how to run simulation and synthesis. For more details on the Lattice Radiant software, refer to the Lattice Radiant Software User Guide.

Note: The screenshots provided are for reference only. Details may vary depending on the version of the IP or software being used. If there have been no significant changes to the GUI, a screenshot may reflect an earlier version of the IP.

7.1. Generating and Instantiating the IP

You can use the Lattice Radiant software to generate IP modules and integrate them into the device architecture. To generate the D-PHY Tx IP in the Lattice Radiant software, follow these steps:

1. Create a new Lattice Radiant software project or open an existing project.
2. In the **IP Catalog** tab, double-click **CSI-2/DSI D-PHY Transmitter** under **IP, Audio_Video_and_Image_Processing** category. The **Module/IP Block Wizard** opens as shown in [Figure 7.1](#). Enter values in the **Component name** and the **Create in** fields and click **Next**.




Figure 7.1. Module/IP Block Wizard

3. In the next **Module/IP Block Wizard** window, customize the selected **CSI-2/DSI D-PHY Transmitter IP** using drop-down lists and check boxes. [Figure 7.2](#) shows an example configuration of the CSI-2/DSI D-PHY Transmitter IP. For details on the configuration options, refer to the [IP Parameter Description](#) section.




Figure 7.2. IP Configuration

- Click **Generate**. The **Check Generated Result** dialog box opens, showing design block messages and results as shown in Figure 7.3.




Figure 7.3. Check Generated Result

- Click **Finish**. All the generated files are placed under the directory paths in the **Create in** and the **Component name** fields shown in [Figure 7.1](#).

7.1.1. Generated Files and File Structure

The generated CSI-2/DSI D-PHY Transmitter module package includes the closed-box (<Component name>_bb.v) and instance templates (<Component name>_tmpl.v/vhd) that can be used to instantiate the core in a top-level design. An example RTL top-level reference source file (<Component name>.v) that can be used as an instantiation template for the module is also provided. You may also use this top-level reference as the starting template for the top-level for their complete design. The generated files are listed in [Table 7.1](#).

Table 7.1. Generated File List

Attribute	Description
<Component name>.ipx	This file contains the information on the files associated to the generated IP.
<Component name>.cfg	This file contains the parameter values used in IP configuration.
component.xml	Contains the ipxact:component information of the IP.
design.xml	Documents the configuration parameters of the IP in IP-XACT 2014 format.
rtl/<Component name>.v	This file provides an example RTL top file that instantiates the module.
rtl/<Component name>_bb.v	This file provides the synthesis closed-box.
misc/<Component name>_tmpl.v misc /<Component name>_tmpl.vhd	These files provide instance templates for the module.

An evaluation wrapper file (eval/eval_top.v) that instantiates the reference source file is also generated. This file provides an example wrapper file that can be used for evaluation purposes.

7.2. Design Implementation

Completing your design includes additional steps to specify analog properties, pin assignments, and timing and physical constraints. You can add and edit the constraints using the Device Constraint Editor or by manually creating a PDC File.

Post-Synthesis constraint files (.pdc) contain both timing and non-timing constraint.pdc source files for storing logical timing/physical constraints. Constraints that are added using the Device Constraint Editor are saved to the active .pdc file. The active post-synthesis design constraint file is then used as input for post-synthesis processes.

Refer to the relevant sections in the Lattice Radiant Software User Guide for more information on how to create or edit constraints and how to use the Device Constraint Editor.

7.3. Timing Constraints

CSI-2/DSI D-PHY Transmitter IP generates the following constraint files:

- A legacy pre-synthesis constraint file in LDC format (`<ip_instance_path>/constraints/<instance_name>.ldc`) that is automatically used and propagated by the SW tool.
- A constraint file in SDC format (`<ip_instance_path>/constraints/constraint.sdc`) that contains both pre-synthesis and post-synthesis IP constraints. These constraints are automatically used and propagated by the software tool starting from the Lattice Radiant software version 2024.1. These constraints can be modified if you have a thorough understanding of the effect of each constraint.
- An evaluation post-synthesis constraint file in PDC format (`<ip_instance_path>/eval/constraint_eval.pdc`). In this constraint file, sections 1 and 2 are for evaluation purposes and can be used as a starting point for constraints of the system-level design. You must define the correct clock targets based on your design.

```
#-----
# GENERAL NOTES
#
# This file contains 2 sections:
#
# Section 1: Settings
#   This section is provided to complement Section 2. This is for evaluation
#   purposes only. You must define the correct clock targets based on system-
#   level design.
#
# Section 2: Evaluation Part
#   This section is provided for evaluation purposes only of the IP and should
#   be used to give you starting point for constraints of the system-level
#   design. You need to provide proper timing and physical design constraints
#   to ensure that your design meets the desired performance goals on the FPGA.
#-----
```

Figure 7.4. Header of the Generated PDC Files

To run the software implementation flow using the provided evaluation file after the IP is generated, follow these steps:

1. In the **Input Files** section of the Lattice Radiant software project, add the evaluation wrapper file `<ip_instance_path>/eval/eval_top.sv`.
2. In the **Post-Synthesis Constraint Files** section, add `<ip_instance_path>/eval/constraint_eval.pdc`.
3. Run the implementation flow.




Figure 7.5. Example Evaluation Project Settings

Notes:

- You need to provide proper timing and physical design constraints to ensure that your design meets the desired performance goals on the FPGA.
- The constraint files have been verified during IP evaluation with the evaluation wrapper instantiated directly in the top-level module. The remaining unconstrained paths in the evaluation report are for the input and output delay constraints of the top-level ports of the IP. These ports are expected to be driven and utilized in FPGA fabric and not mapped to FPGA I/O in your system-level design.
- During synthesis, you can ignore clock related warnings as the evaluation IP does not include clock-related constraints in pre-synthesis level.
- During post-synthesis, there may be warnings related to dropped constraints. As the IP supports many configurations and parameter combinations, some default constraints may not be applicable to the selected configuration.
- If *Enable Edge Clock Synchronizer and Divider* is checked and the provided evaluation wrapper `<ip_instance_path>/eval/eval_top.sv` is not used when evaluating only the soft IP, you may encounter the Place and Route error as the Edge Clock Synchronizer clock (eclk_syncclk_o) is illegally mapped to the FPGA I/O. This clock is intended to be connected to a DDR primitive or just left unconnected if unused.

Refer to [Lattice Radiant Timing Constraints Methodology](#) for details on how to constrain your design.

7.4. Specifying the Strategy

The Lattice Radiant software provides two predefined strategies: Area and Timing. It also enables you to create customized strategies. For details on how to create a new strategy, refer to the Strategies section of the Lattice Radiant Software user guide.

7.5. Running Functional Simulation

An example simulation environment is provided after you generate the IP. You can find the files in `<ip_instance_path>/testbench/`. This example environment supports limited testing features as the primary intent is to provide a starting point on checking the functionality of the IP. Official IP verification is done through Universal Verification Methodology (UVM).




Figure 7.6. Example Simulation Environment File Directory

Default simulation environment instantiates the generated IP `<ip_instance_path>/rtl/<Component name>.sv` as DUT. To instantiate the DUT with the evaluation wrapper file `<ip_instance_path>/eval/eval_top.sv` as top, uncomment the `USE_EVAL_TOP_DUT` compiler directive on top of the `tb_top.sv` file.

```
// Testbench Local Settings
// Selects which DUT to instantiate in the testbench.
// When USE_EVAL_TOP_DUT is defined, testbench instantiates eval_top
// as DUT. Otherwise, testbench instantiates the generated IP (IPX).
`define USE_EVAL_TOP_DUT
```

Figure 7.7. Adding USE_EVAL_TOP_DUT in the tb_top.sv File

To run functional simulation, follow these steps:

1. Add testbench file `tb_top.sv` in the **Input Files** section. Set the file to include in Simulation only, as shown in the following diagram.





Figure 7.8. Example Steps on How to Include File for Simulation Only

2. Click the  button located on the **Toolbar** to initiate the **Simulation Wizard** shown in the following diagram.




Figure 7.9. Simulation Wizard

- Click **Next** to open the **Add and Reorder Source** window as shown in the following diagram.




Figure 7.10. Add and Reorder Source

- Click **Next**. The **Summary** window opens.
 - Set **Run Simulation** to 0 to ensure the simulation runs completely. Click **Finish** to run the simulation.
- The waveform in the following diagram shows an example simulation waveform.




Figure 7.11. Simulation Waveform

7.5.1. Simulation Results

When the simulation is complete, the output in the Transcript window is shown in the following diagram.

```
# 172085057 TEST END
#
#   ***EOT PACKET CHECK PASS***
#   ***PAYLOAD DATA PASS***
#   ***CRC PASS***
#   ***SIMULATION PASSED***
```

Figure 7.12. Simulation Log

If your simulation failed, ensure that the reset signals and clock signals are set up as described in the [Functional Description](#) section. You can also enable Miscellaneous status signals to debug the functional simulation.

8. Debugging

This section lists possible issues and suggested troubleshooting steps that you can follow.

8.1. Debug Methods

CSI-2/DSI D-PHY Tx IP provides optional pins for observability during the debug process. For more information on the debug signals, refer to [Table 4.5](#).

8.2. Debug Tools

You can use the tool described in the subsection to debug CSI-2/DSI D-PHY Tx IP design issues.

8.2.1. Reveal Analyzer

The Reveal™ Analyzer continuously monitors signals within the FPGA for specific conditions that range from simple to complex conditions. When the trigger condition occurs, the Reveal Analyzer saves signal values preceding, during, and following the event for analysis, including a waveform presentation. The data can be saved in the following format:

- Value change dump file (.vcd) that can be used with tools such as QuestaSim™.
- ASCII tabular format that can be used with tools such as Microsoft® Excel.

Before running the Reveal Analyzer, use the Reveal Inserter to add Reveal modules to your design. In these modules, specify the signals to monitor, define the trigger conditions, and set other preferred options. The Reveal Analyzer supports multiple logic analyzer cores using hard/soft JTAG interface. You can have up to 15 modules, typically one for each clock region of interest. When the modules are set up, regenerate the bitstream data file to program the FPGA.

During debug cycles, this tool uses a divide and conquer method to narrow down to problem areas into many small functional blocks to control and monitor the status of each block.

Refer to the [Reveal User Guide for Radiant Software](#) for details on how to use the Reveal Analyzer.

9. Design Considerations

9.1. Design Considerations When D-PHY PLL Mode is Set to External

- Ensure the TX D-PHY settings (for example: number of lanes, TX line bitrate) in the IP GUI are set as intended.
- Ensure the reference clock frequency in the IP GUI matches with the PLL clocks driving the pll_clkop_i and pll_clkos_i pins.
- Ensure the clock that drives the pll_clkos_i pin is set to 90-degree out of phase from the clock that drives the pll_clkop_i pin.

9.2. Limitations

- Dynamic lane and rate reconfiguration is only supported in Nexus and Avant Soft D-PHY configuration.
- Escape Mode, Ultra Low Power State (ULPS), and Bus Turnaround sequences are not yet supported.
- AXI4-Stream interface does not support back-pressure.
- When *Bypass Packet Formatter* is unchecked, the minimum word count supported is $((TX\ Gear \times Number\ of\ TX\ Lanes \times 3)/8)$, up to a maximum of 16'h7FFF.
- When *CIL Bypass* is unchecked, because of the limitation of the hard D-PHY IP when hard CIL is enabled, HS Sync-Sequence for HS Skew Calibration is only 8 UI instead of 16 UI of all one.
- In certain scenarios, using *D-PHY TX IP* on Hard D-PHY and *CIL Bypass* is unchecked may lead to data corruption because of inter-lane skew within the fabric core. To mitigate this issue, it is recommended to switch to either *D-PHY TX IP* is Soft D-PHY or *D-PHY TX IP* is Hard D-PHY and *CIL Bypass* is checked.
- Trail duration may exceed maximum T_{EOT} because of limitations in design implementation when *Number of TX Lanes* > 1 for the following configurations:
 - *D-PHY TX IP* is Soft D-PHY, or *D-PHY TX IP* is Hard D-PHY with *CIL Bypass* is checked. If this is encountered, consider reducing the trail timing parameter by 1.
 - If no timing parameter falls within the valid range of T_{rail} and T_{EOT} , consider setting *D-PHY TX IP* to Hard D-PHY and *CIL Bypass* to checked.
- Some configurations may fail Static Timing Analysis when compiling your design using LSE. If this happens, consider compiling your design using the Synopsis Synplify Pro.
- Some IP configurations may have slower Fmax when used in devices with slow speed grade. The following Fmax value is approximate and may vary depending on the system-level design:
 - Nexus devices: 160 MHz for Gear 8

Appendix A. Resource Utilization

The following tables show the maximum frequency and resource utilization for a certain IP configuration.

Table A.1. Device and Tool Tested

—	Value
Software Version	Lattice Radiant software 2025.2 production build
Device Used	LIFCL-40-9BG400I
Performance Grade	9_High-Performance_1.0V
Synthesis Tool	Synplify Pro® W-2025.03LR-SP1-Beta2, Build 038R, Oct 2 2025

Table A.2. Resource Utilization^{1,5}

Lane (Gear)	TX Interface Type	IP Type	Bit Rate Lane	Bypass Packet Formatter ²	LMMI ² Bus	AXI ² Bus	Registers	Fmax (MHz)	LUT ³	EBR	High-Speed I/O Interfaces
4 (8)	CSI-2	Soft DPHY	1000 Mbps	DIS	DIS	EN	373	200.00	722	0	5 x ODDR4, 1 x ECLKDIV, 1 x ECLKSYNC
4 (8)	CSI-2	Hard DPHY ⁴	1000 Mbps	DIS	DIS	EN	300	200.00	644	2	1 x Hard D-PHY
4 (16)	CSI-2	Hard DPHY ⁴	2500 Mbps	DIS	DIS	DIS	591	200.00	1311	4	1 x Hard D-PHY
4 (8)	DSI	Soft DPHY	1500 Mbps	DIS	DIS	DIS	440	200.00	729	2	5 x ODDR4, 1 x ECLKDIV, 1 x ECLKSYNC
4 (8)	DSI	Hard DPHY ⁴	1500 Mbps	DIS	DIS	DIS	295	200.00	605	2	1 x Hard D-PHY
4 (16)	DSI	Hard DPHY ⁴	2500 Mbps	DIS	DIS	DIS	590	199.80	1256	4	1 x Hard D-PHY

Notes:

1. All other settings are default.
2. DIS indicates Disable, which means the **Bypass Packet Formatter**, **Enable LMMI Interface**, or **Enable AXI4-Stream Interface** in the IP GUI is left unchecked. EN indicates enable which means the option in IP GUI is checked.
3. The *distributed RAM* utilization is accounted for in the total LUT4s utilization. The actual LUT4 utilization is distribution among *logic*, *distributed RAM*, and *ripple logic*.
4. Hard D-PHY – CIL Enabled.
5. Fmax is generated using multiple iterations of Place and Route.

Table A.3. Device and Tool Tested

—	Value
Software Version	Lattice Radiant software 2025.2 production build
Device Used	LIFCL-40-7BG400I
Performance Grade	7_High-Performance_1.0V
Synthesis Tool	Synplify Pro® W-2025.03LR-SP1-Beta2, Build 038R, Oct 2 2025

Table A.4. Resource Utilization^{1,5}

Lane (Gear)	TX Interface Type	IP Type	Bit Rate Lane	Bypass Packet Formatter ²	LMMI ² Bus	AXI ² Bus	Registers	Fmax (MHz)	LUT ³	EBR	High-Speed I/O Interfaces
4 (8)	CSI-2	Soft DPHY	1034 Mbps	DIS	DIS	DIS	374	199.80	720	0	5 x ODDR4, 1 x ECLKDIV, 1 x ECLKSYNC
4 (8)	CSI-2	Hard DPHY ⁴	1500 Mbps	DIS	DIS	DIS	296	189.90	603	2	1 x Hard D-PHY
4 (16)	CSI-2	Hard DPHY ⁴	2500 Mbps	DIS	DIS	DIS	589	171.56	1339	4	1 x Hard D-PHY
4 (8)	DSI	Soft DPHY	1034 Mbps	DIS	DIS	DIS	441	184.84	728	2	5 x ODDR4, 1 x ECLKDIV, 1 x ECLKSYNC

Notes:

1. All other settings are default.
2. DIS indicates Disable, which means the **Bypass Packet Formatter**, **Enable LMMI Interface**, or **Enable AXI4-Stream Interface** in the IP GUI is left unchecked. EN indicates enable which means the option in IP GUI is checked.
3. The *distributed RAM* utilization is accounted for in the total LUT4s utilization. The actual LUT4 utilization is distribution among *logic*, *distributed RAM*, and *ripple logic*.
4. Hard D-PHY – CIL Enabled.
5. Fmax is generated using multiple iterations of Place and Route.

Table A.5. Device and Tool Tested

—	Value
Software Version	Lattice Radiant software 2025.2 production build
Device Used	LAV-AT-E70-3LFG1156I
Performance Grade	3
Synthesis Tool	Synplify Pro® W-2025.03LR-SP1-Beta2, Build 038R, Oct 2 2025

Table A.6. Resource Utilization^{1,4}

Lane (Gear)	TX Interface Type	IP Type	Bit Rate Lane	Bypass Packet Formatter ²	LMMI ² Bus	AXI ² Bus	Registers	Fmax (MHz)	LUT ³	EBR	High-Speed I/O Interfaces
4 (8)	CSI-2	Soft DPHY	1800 Mbps	DIS	DIS	DIS	379	225.023	760	0	5 x ODDR4, 1 x ECLKDIV, 1 x ECLKSYNC

Lane (Gear)	TX Interface Type	IP Type	Bit Rate Lane	Bypass Packet Formatter ²	LMMI ² Bus	AXI ² Bus	Registers	Fmax (MHz)	LUT ³	EBR	High-Speed I/O Interfaces
4 (8)	DSI	Soft DPHY	1800 Mbps	DIS	DIS	DIS	414	225.023	764	1	5 x ODDR4, 1 x ECLKDIV, 1 x ECLKSYNC

Notes:

1. All other settings are default.
2. DIS indicates Disable, which means the **Bypass Packet Formatter**, **Enable LMMI Interface**, or **Enable AXI4-Stream Interface** in the IP GUI is left unchecked. EN indicates enable which means the option in IP GUI is checked.
3. The *distributed RAM* utilization is accounted for in the total LUT4s utilization. The actual LUT4 utilization is distribution among *logic*, *distributed RAM*, and *ripple logic*.
4. Fmax is generated using multiple iterations of Place and Route.

Table A.7. Device and Tool Tested

—	Value
Software Version	Lattice Radiant software 2025.2 production build
Device Used	LAV-AT-E70-1LFG1156I
Performance Grade	1
Synthesis Tool	Synplify Pro® W-2025.03LR-SP1-Beta2, Build 038R, Oct 2 2025

Table A.8. Resource Utilization^{1,4}

Lane (Gear)	TX Interface Type	IP Type	Bit Rate Lane	Bypass Packet Formatter ²	LMMI ² Bus	AXI ² Bus	Registers	Fmax (MHz)	LUT ³	EBR	High-Speed I/O Interfaces
4 (8)	CSI-2	Soft DPHY	1800 Mbps	DIS	DIS	DIS	379	225.023	760	0	5 x ODDR4, 1 x ECLKDIV, 1 x ECLKSYNC
4 (8)	DSI	Soft DPHY	1800 Mbps	DIS	DIS	DIS	414	225.023	764	1	5 x ODDR4, 1 x ECLKDIV, 1 x ECLKSYNC

Notes:

1. All other settings are default.
2. DIS indicates Disable, which means the **Bypass Packet Formatter**, **Enable LMMI Interface**, or **Enable AXI4-Stream Interface** in the IP GUI is left unchecked. EN indicates enable which means the option in IP GUI is checked.
3. The *distributed RAM* utilization is accounted for in the total LUT4s utilization. The actual LUT4 utilization is distribution among *logic*, *distributed RAM*, and *ripple logic*.
4. Fmax is generated using multiple iterations of Place and Route.

For more information regarding a specific configuration, generate the IP, run synthesis and MAP, and check the MAP reports for resource utilization. Number may vary when using a different software version or targeting a different device density, synthesis tool, or speed grade. For better Static Timing Analysis performance, you are recommended to run multiple iterations of Place and Route and/or set Optimization Goal to Timing in the Strategy section of the software tool.

References

- [CSI-2/DSI D-PHY Tx IP Release Notes \(FPGA-RN-02041\)](#)
- [Lattice Memory Mapped Interface and Lattice Interrupt Interface User Guide \(FPGA-UG-02039\)](#)
- [Certus-NX High-Speed I/O Interface \(FPGA-TN-02216\)](#)
- [CrossLink-NX High-Speed I/O Interface \(FPGA-TN-02097\)](#)
- [CertusPro-NX High-Speed I/O Interface \(FPGA-TN-02244\)](#)
- [Lattice Avant High-Speed I/O and External Memory Interface User Guide \(FPGA-TN-02300\)](#)
- [Lattice Radiant Timing Constraints Methodology \(FPGA-AN-02059\)](#)
- [Certus-NX web page](#)
- [Certus-N2 web page](#)
- [CertusPro-NX web page](#)
- [CrossLink-NX web page](#)
- [MachXO5-NX web page](#)
- [Avant-E web page](#)
- [Avant-G web page](#)
- [Avant-X web page](#)
- [CSI-2/DSI D-PHY Transmitter IP Core web page](#)
- [Lattice Radiant Software web page](#)
- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.

Revision History

Note: In some instances, the IP may be updated without changes to the user guide. The user guide may reflect an earlier IP version but remains fully compatible with the later IP version. Refer to the IP Release Notes for the latest updates.

Revision 2.5, IP v2.4.0, December 2025

Section	Change Summary
All	<ul style="list-style-type: none"> Added a note on IP version in Quick Facts and <i>Revision History</i> sections. Performed minor formatting and editorial edits.
Acronyms in This Document	Updated list of acronyms.
Introduction	<ul style="list-style-type: none"> Updated Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts as follows: <ul style="list-style-type: none"> Added IP version. Removed earlier IP versions. Updated the note for RX line rate for CrossLink-NX devices with DSI interface when packet parser and LMMI interface are disabled in non-continuous mode in Table 1.2. CSI-2/DSI D-PHY Tx IP Support Readiness. Updated the Licensing and Ordering Information section.
Functional Description	<ul style="list-style-type: none"> Updated the AXI4-Stream Device Receiver section as follows: <ul style="list-style-type: none"> Updated the payload data and the interface. Updated figure title from <i>AXI4-Stream Enabled, LMMI Disabled, and Packet Formatter Enabled Data Format</i> to Figure 2.5. AXI4-Stream Enabled and Packet Formatter Enabled Data Format, and updated figure. Added Figure 2.6. AXI4-Stream Enabled, Packet Formatter Enabled and Extended Virtual Channel ID Enabled Data Format. Updated Figure 2.7. AXI4-Stream Enabled and Packet Formatter Disabled Data Format. Added internal signal <code>vcx_i</code> to turn to top level input signal when AXI4-Stream device is not enabled. Updated the following figures: <ul style="list-style-type: none"> Figure 2.20. D-PHY Tx Input Bus for Transmission without Packet Formatter (CIL Bypass Unchecked) Figure 2.21. Example Configuration of Number of TX Lanes == 4, TX Gear == 16 with Unaligned Number of Bytes Figure 2.22. D-PHY Tx Input Bus for Non-Continuous Clock Mode with CIL Bypass Unchecked (without Packet Formatter) Updated the Dynamic Reconfiguration section.
IP Parameter Description	<ul style="list-style-type: none"> Updated Table 3.1. General Attributes as follows: <ul style="list-style-type: none"> Updated description for <i>TX Gear</i>, <i>Enable LMMI Interface</i>, <i>Actual D-PHY TX Data Rate (Mbps)</i>, <i>Actual TX Line Rate (Mbps)</i>, <i>Actual D-PHY Clock Frequency (MHz)</i>, <i>Actual Byte Clock Frequency (MHz)</i>, and <i>Deviation from Target Data Rate</i> attributes. Updated values for the <i>Target TX Line Rate (Mbps per Lane)</i> attribute. Add a note on AXI4-Stream support. Renamed attribute from <i>Frame Number MAX Value Increment in Packet Formatter</i> to <i>Maximum Frame Number Value in Packet Formatter</i>, and updated values. Updated Table 3.2. Protocol Timing Parameters Attributes¹ as follows: <ul style="list-style-type: none"> Added the <i>Show TX Timing Parameter Actual RTL Values</i> attribute. Updated <i>t_HS-PREPARE</i>, <i>t_HS_ZERO during skew calibration</i>, <i>t_HS_ZERO</i>, <i>t_HS_TRAIL</i>, <i>t_HS_EXIT</i>, <i>t_CLK-PREPARE</i>, <i>t_CLK-ZERO</i>, <i>t_CLK-PRE</i>, <i>t_CLK_POST</i>, <i>t_CLK-TRAIL</i> attributes. Updated the note on duration of the timing parameter. Add notes on ByteClk Period, default value of parameters, and minimum and maximum parameter values.

Section	Change Summary
Signal Description	<ul style="list-style-type: none"> Updated <i>ref_clk_i</i>, <i>pll_clkop_i</i>, <i>pll_clkos_i</i>, <i>lmmi_resetrn_i</i>, and <i>lmmi_clk_i</i> attributes in Table 4.1. Clock and Reset Ports Description. Updated mode/configuration for <i>pll_lock_i</i>, <i>vcx_i</i>[1:0], <i>vc_i</i> [1:0], <i>dt_i</i> [5:0], <i>wc_i</i> [15:0], <i>byte_or_pkt_data_i</i>[DW – 1:0], <i>byte_or_pkt_data_en_i</i>, <i>hs_clk_cil_ready_o</i>, <i>tx_cil_word_valid_lane0_i</i>, <i>tx_cil_word_valid_lane1_i</i>, <i>tx_cil_word_valid_lane2_i</i>, <i>tx_cil_word_valid_lane3_i</i>, <i>line_disable_i</i> attributes in Table 4.2. D-PHY Tx Signal Description. Updated the mode/configuration for all signals in Table 4.3. LMMI Device Target Signal Description. Updated the mode/configuration for all signals in Table 4.4. AXI4-Stream Device Receiver Signal Description.
Register Description	<ul style="list-style-type: none"> Updated Table 5.1. Hard Configured D-PHY Tx Configuration Registers (MIPI Programmable Bits) as follows: <ul style="list-style-type: none"> Updated offset 0x0C, 0x0E, 0x0F, 0x11, 0x12, 0x13. Updated notes on sync_clock frequency, dynamic reconfiguration support for offset 0x0A, and ByteClk Period. Updated offset 0x27, 0x28, and 0x31 in Table 5.4. D-PHY Tx Configuration Registers for Timing Parameters. Updated offset 0x2B and 0x2C and added a note in Table 5.5. D-PHY Tx Status Registers for Timing Parameters.
Example Design	<ul style="list-style-type: none"> Updated section title from <i>Supported Configurations</i> to Example Design Supported Configuration. Set the default value to bold for TX Interface Type and Number of TX Lanes parameters in Table 6.1. CSI-2/DSI D-PHY IP Configuration Supported by the Example Design. Updated the step on updating the <i>Generated IP Settings</i> section in the post_syn_sys_avant.pdc file in the Changing Configuration of the Example Design section. Updated the following figures: <ul style="list-style-type: none"> Figure 6.3. Example IP Settings. Figure 6.4. Example Generated IP Settings Section of the PDC File. Figure 6.7. Simulation Result. Updated the testbench file and added description on dynamic lane reconfiguration in the Simulating the Example Design section. Updated the Hardware Testing section.
Designing with the IP	<ul style="list-style-type: none"> Added a note on IP version in GUI in the Designing with the IP section. Updated the following figures: <ul style="list-style-type: none"> Figure 7.1. Module/IP Block Wizard Figure 7.2. IP Configuration Figure 7.3. Check Generated Result Figure 7.9. Simulation Wizard Figure 7.10. Add and Reorder Source
Design Considerations	Updated the Limitations section.
Resource Utilization	Updated resources utilization for the latest software version.
References	Updated references.

Revision 2.4, IP v2.3.0, June 2025

Section	Change Summary
All	Performed minor formatting and editorial edits.
Introduction	<ul style="list-style-type: none"> Updated Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts. <ul style="list-style-type: none"> Renamed <i>Supported FPGA Families</i> to <i>Supported Devices</i>. Removed the <i>Targeted Devices</i> row. Added IP version. Added description about the supported features in the IP Support Summary section. Added 1800 Mbps support for Lattice Avant devices in Table 1.2. CSI-2/DSI D-PHY Tx IP Support Readiness.

Section	Change Summary
	<ul style="list-style-type: none"> Updated features in the following sections: <ul style="list-style-type: none"> Hard MIPI D-PHY Tx IP Core Features Soft MIPI D-PHY Tx IP Core Features Changed <i>Multi-site Perpetual</i> to <i>Single Seat Perpetual</i> in Table 1.3. Ordering Part Number.
Functional Description	<ul style="list-style-type: none"> Renamed the figure from <i>AXI4-Stream Enabled and LMMI Disabled Data Format and Packet Formatter Enabled</i> to Figure 2.5. AXI4-Stream Enabled and Packet Formatter Enabled Data Format. Updated the following figures: <ul style="list-style-type: none"> Figure 2.8. Sample Topology when Enable Edge Clock Synchronizer and Divider is Unchecked Figure 2.15. D-PHY Tx Input Bus for Short Packet Transmission in CSI-2/DSI Interfaces Figure 2.17. D-PHY Tx Input Bus for Short Packet Transmission in CSI-2/DSI Interfaces (CIL Bypass Unchecked) Updated the steps to update the data rate without reprogramming the FPGA in the Internal PLL section. Updated the description in the Non-Continuous D-PHY Clock Mode section. Added the Manual Control of D-PHY Clock Lane to LP section. Added content for 3-Lane in Table 2.3. Interleaved versus Sequential Byte Data Input. Added the Dynamic Reconfiguration section.
IP Parameter Description	<ul style="list-style-type: none"> Updated Table 3.1. General Attributes as follows: <ul style="list-style-type: none"> Updated attributes: <i>CIL Bypass</i>, <i>Target TX Data Rate (Mbps)</i>, <i>Target D-PHY Clock Frequency (MHz)</i>, <i>Target Byte Clock Frequency (MHz)</i>, <i>Actual D-PHY TX Data Rate (Mbps)</i>, <i>Actual TX Line Rate (Mbps per Lane)</i>, <i>Actual D-PHY Clock Frequency (MHz)</i>, <i>Actual Byte Clock Frequency (MHz)</i>, <i>Deviation from Target Data Rate</i>, <i>Enable tINIT Counter</i>, <i>tINIT Counter Value (Number of Byte Clock Cycles)</i>, and <i>tINIT Counter Value in ns</i>. Added attributes: <i>Enable Manual Control of D-PHY Clock</i>. Grouped attributes under Protocol category: <i>Enable Frame Number Increment in Packet Formatter</i>, <i>Frame Number MAX Value Increment in Packet Formatter</i>, <i>Enable Line Number Increment in Packet Formatter</i>, <i>Extended Virtual Channel ID</i>, and <i>EoTp Enable</i>. Removed the note on the duration on the timing parameter. Updated Table 3.2. Protocol Timing Parameters Attributes1 as follows: <ul style="list-style-type: none"> Updated the <i>t_SKEWCAL-INIT 2^15UI to 100us</i> and <i>t_SKEWCAL-PERIOD 2^10UI to 10us</i> attributes. Updated the note on the duration of the timing parameter.
Signal Description	<ul style="list-style-type: none"> Added the Clock and Reset Interface section. Updated Table 4.2. D-PHY Tx Signal Description as follows: <ul style="list-style-type: none"> Removed signals: <i>ref_clk_i</i>, <i>pll_clkop_i</i>, <i>pll_clkos_i</i>, <i>eclk_syncclk_o</i>, <i>byte_clk_o</i>, <i>eclk_syncclk_i</i>, <i>byte_clk_i</i>, <i>reset_n_i</i>, <i>ddr_reset_i</i>, and <i>ddr_reset_o</i>. Updated signals: <i>usrstdby_i</i>, <i>pll_lock_i</i>, <i>ready_i</i>, <i>clk_hs_en_i</i>, and <i>lp_rx_en_i</i>. Updated the note on bus width. Updated the note on DW. Added a note on controlling the D-PHY clock lane to enter low power mode. Updated Table 4.3. LMMI Device Target Signal Description as follows: <ul style="list-style-type: none"> Removed the <i>Immi_clk_i</i> and <i>Immi_resetr_i</i> signals. Updated the <i>Immi_wdata_i</i>, <i>Immi_offset_i</i>, <i>Immi_rdata_o</i>, and <i>Immi_rdata_valid_o</i> signals. Updated the note on ADW in Table 4.4. AXI4-Stream Device Receiver Signal Description. Updated the <i>tinit_done_o</i> signal in Table 4.5. Debug Interface Signal Description.
Register Description	<ul style="list-style-type: none"> Updated Table 5.1. Hard Configured D-PHY Tx Configuration Registers (MIPI Programmable Bits) as follows: <ul style="list-style-type: none"> Updated offset 0x02, 0x03, and 0x0C. Updated the note on register bits with indicated value. Added notes on 0x0A, ULPS sequences, ByteClk Period, and addresses within the 0x00 – 0x1E range. Updated offset 0x22 and 0x23 in Table 5.4. D-PHY Tx Configuration Registers for Timing Parameters.

Section	Change Summary
Example Design	<ul style="list-style-type: none"> Updated the device name for the Avant-E Evaluation Board in the following sections: <ul style="list-style-type: none"> Section 6 Example Design Table 6.2. Example Design File List Section 6.6 Hardware Testing Updated the following figures: <ul style="list-style-type: none"> Figure 6.2. Sample File List Figure 6.4. Example Generated IP Settings Section of the PDC File Updated the parameter from <i>tINIT Counter</i> to <i>Enable tINIT Counter</i> in Table 6.1. CSI-2/DSI D-PHY IP Configuration Supported by the Example Design.
Designing with the IP	Updated the following figures: <ul style="list-style-type: none"> Figure 7.1. Module/IP Block Wizard Figure 7.2. IP Configuration Figure 7.3. Check Generated Result
Design Considerations	Updated the Limitations section.
Resource Utilization	<ul style="list-style-type: none"> Updated resources utilization for the latest software version. Updated the device used in the following tables: <ul style="list-style-type: none"> Table A.5. Device and Tool Tested Table A.7. Device and Tool Tested

Revision 2.3, IP v2.2.0, December 2024

Section	Change Summary
Introduction	<ul style="list-style-type: none"> Added support for Lattice Nexus 2 platform in the Introduction section. Updated Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts. <ul style="list-style-type: none"> Added Certus-N2 device. Added targeted devices: LFD2NX-9, LFD2NX-28, and LN2-CT-20. Added IP changes. Updated IP version. Added the IP Support Summary section. Updated Table 1.3. Ordering Part Number as follows: <ul style="list-style-type: none"> Added OPN for Certus-N2 devices. Changed from <i>Single Machine Annual</i> to <i>Single Seat Annual</i>. Removed the <i>IP Validation Summary</i> section. Added the Hardware Support section.
IP Parameter Description	Updated the <i>EoTp Enable</i> , <i>Enable Periodic Skew Calibration</i> , <i>Target TX Line Rate (Mbps per Lane)</i> , <i>Target TX Data Rate (Mbps)</i> , <i>Target TX D-PHY Clock Frequency (MHz)</i> , <i>Target TX Byte Clock Frequency (MHz)</i> , and <i>D-PHY Clock Mode</i> attributes in Table 3.1. General Attributes1.
Register Description	Removed the description about both <code>byte_clk_o</code> and <code>Immi_clk_i</code> need to be active when accessing the registers in the Register Description section.
Example Design	Added this section.
Designing with the IP	Updated the following figures: <ul style="list-style-type: none"> Figure 7.1. Module/IP Block Wizard Figure 7.2. IP Configuration Figure 7.3. Check Generated Result Figure 7.7. Adding USE_EVAL_TOP_DUT in the tb_top.sv File
Design Considerations	Added Fmax value for Lattice Nexus 2 devices and test coverage limitations in the Limitations section.
Resource Utilization	Updated the resource utilization for the latest software version.
References	Added links to the Certus-N2 web page and IP release notes.

Revision 2.2, July 2024

Section	Change Summary
All	Performed minor formatting and typo edits.
Introduction	<ul style="list-style-type: none"> Updated Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts. Added Lattice Avant device support in the Soft MIPI D-PHY Tx IP Core Features section. Updated Table 1.2. Ordering Part Number. <ul style="list-style-type: none"> Added OPNs for Lattice Avant-G, Lattice Avant-X, and Mach XO5-NX devices. Updated OPNs for CrossLink-NX, Certus-NX, and CertusPro-NX devices. Added IP version 2.0.0 in Table 1.3. IP Validation Level. Added signal name for bidirectional signals in the Signal Names section.
Functional Description	<ul style="list-style-type: none"> Removed hsync_start_i and vsync_start_i from the following diagrams: <ul style="list-style-type: none"> Figure 2.1. D-PHY Tx IP Block Diagram with Both AXI4-Stream and LMMI Enabled Figure 2.2. D-PHY Tx IP Block Diagram with AXI4-Stream Enabled and LMMI Disabled Figure 2.3. D-PHY Tx IP Block Diagram with AXI4-Stream Disabled and LMMI Enabled Figure 2.4. D-PHY Tx IP Block Diagram with Both AXI4-Stream and LMMI Disabled Updated the signals when the AXI4-Stream device is not enabled in the AXI4-Stream Device Receiver section. Updated the Soft D-PHY Module section. Updated the Internal PLL section. <ul style="list-style-type: none"> Mentioned that the internal PLL mode is only supported in the hard D-PHY of CSI-2/DSI D-PHY Transmitter IP Updated the data rate equation. Updated the condition for the data lanes in HS-00 state for external requesting module in the Global Operation Module section. Updated the section titles and updated the content in the following sections: <ul style="list-style-type: none"> Renamed section from <i>Short Packet Transmission in CSI-2/DSI Interfaces</i> to Packet Transmission in CSI-2/DSI Interfaces with Packet Formatter for Soft D-PHY and Hard D-PHY with Soft CIL (CIL Bypass is Checked). Renamed section from <i>Long Packet Transmission in CSI-2/DSI Interfaces</i> to Packet Transmission in CSI-2/DSI Interface with Packet Formatter for Hard D-PHY with Hardened CIL (CIL Bypass is Unchecked). Renamed section from <i>Long Packet Transmission in CSI-2/DSI Interfaces without Packet Formatter</i> to Packet Transmission in CSI-2/DSI Interface without Packet Formatter. Added the following sections: <ul style="list-style-type: none"> Non-Continuous D-PHY Clock Mode CIL-Enabled Debug Ports Timing Configuration Registers Updated Figure 2.22. D-PHY Tx Input Bus to Enable Periodic Skew Calibration. Updated the Byte Data Arrangement section.
IP Parameter Description	<ul style="list-style-type: none"> Updated Table 3.1. General Attributes1. <ul style="list-style-type: none"> Updated the <i>Enable Frame Number Increment in Packet Formatter</i>, <i>Enable Line Number Increment in Packet Formatter</i>, and <i>Enable Periodic Skew Calibration</i> attributes. Added the <i>Enable Edge Clock Synchronizer and Divider</i> attribute. Updated Table 3.2. Protocol Timing Parameters Attributes1. <ul style="list-style-type: none"> Corrected the attribute name for t_CLK_POST. Updated the t_HS-PREPARE, t_HS_ZERO during skew calibration, t_HS_ZERO, t_HS_TRAIL, t_CLK-PREPARE, t_CLK-ZERO, and t_CLK-TRAIL attributes. Updated table note on the general timing parameter duration. Added table note on timing parameter duration when CIL Bypass is unchecked.
Signal Description	<p>Updated the following tables:</p> <ul style="list-style-type: none"> Table 4.1. D-PHY Tx Signal Description Table 4.2. LMMI Device Target Signal Description Table 4.3. AXI4-Stream Device Receiver Signal Description

Section	Change Summary
	<ul style="list-style-type: none"> Table 4.4. Debug Interface Signal Description
Register Description	<ul style="list-style-type: none"> Added condition when accessing the registers in the Register Description section. Updated the following tables: <ul style="list-style-type: none"> Table 5.1. Hard Configured D-PHY Tx Configuration Registers (MIPI Programmable Bits) Table 5.4. D-PHY Tx Configuration Registers for Timing Parameters Table 5.5. D-PHY Tx Status Registers for Timing Parameters
Designing with the IP	Updated the following sections: <ul style="list-style-type: none"> Generating and Instantiating the IP Timing Constraints Running Functional Simulation
Debugging	Updated ModelSim to QuestaSim in the Reveal Analyzer section.
Design Considerations	Added the Limitations section.
Resource Utilization	Updated this section.
References	Updated references.

Revision 2.1, January 2024

Section	Change Summary
Disclaimers	Updated disclaimers.
Inclusive Language	Added inclusive language boilerplate.
Introduction	<ul style="list-style-type: none"> Reworked section contents. Changed LAV-AT-500E to LAV-AT-E70 in Table 1.1. Reworked <i>subsection 5.1 Licensing the IP</i> and <i>section 6 Ordering Part Number</i> and renamed to <i>subsection 1.4 Licensing and Ordering Information</i>. Reworked <i>subsection 4.4 Core Validation</i> and <i>subsection 5.2 Hardware Evaluation</i> and renamed to <i>subsection 1.5 IP Validation Summary</i>. Added Minimum Device Requirements subsection. Reworked <i>subsection 1.3 Conventions</i> and renamed to <i>subsection 1.7 Naming Conventions</i>.
Functional Description	<ul style="list-style-type: none"> Reworked <i>section 2 Functional Description</i> and renamed to <i>subsection 2.1 IP Architecture Overview</i>. Added <i>subsection 2.2 User Interfaces</i>. Reworked <i>subsection 2.1.4 LMMI Device Target</i> and moved to <i>subsection 2.2.1 LMMI Device Target</i>. Reworked <i>subsection 3.6 AXI4-Stream Device Receiver</i> and moved to <i>subsection 2.2.2 AXI4-Stream Device Receiver</i>. Updated the pll_clkos_i phase shift in <i>subsection 2.3.3 External PLL</i>. Reworked <i>section 3 Timing Diagrams</i> and moved to <i>subsection 2.6 Timing Diagrams</i>.
IP Parameter Description	Reworked <i>subsection 2.3 Attribute Summary</i> and renamed to <i>section 3 IP Parameter Description</i> .
Signal Description	<ul style="list-style-type: none"> Reworked <i>subsection 2.2 Signal Description</i> and moved to <i>section 4 Signal Description</i>. Updated description for pll_clkos_i in Table 4.1.
Register Description	Reworked <i>subsection 2.4 Internal Registers</i> and renamed to <i>section 5 Register Description</i> .
Designing with the IP	<ul style="list-style-type: none"> Reworked <i>section 4 Core Generation, Simulation, and Validation</i> and renamed to <i>section 6 Designing with the IP</i>. Reworked <i>subsection 4.1 Generating the IP</i> and renamed to <i>subsection 6.1 Generating and Instantiating the IP</i>. Added <i>subsection 6.2 Design Implementation</i>. Reworked <i>subsection 4.3 Constraining the IP</i> and renamed to <i>subsection 6.3 Timing Constraints</i>. Added <i>subsection 6.4 Specifying the Strategy</i>. Reworked <i>subsection 4.2 Running Functional Simulation</i> and moved to <i>subsection 6.5 Running Functional Simulation</i>.
Debugging	Added this section.
Design Considerations	Added this section.

Section	Change Summary
Resource Utilization	Updated for the latest software version.
References	Reworked section contents.

Revision 2.0, June 2023

Section	Change Summary
All	Changed Slave to Receiver/Target/Secondary, and Master to Primary globally.
Introduction	<ul style="list-style-type: none"> Added MachXO5-NX device family support to the general introduction. Added to LFCL-33, LFCPNX-50, LFCMXO5-25, LFCMXO5-55T, and IP Core v1.9.x – Lattice Radiant software 2023.1 to Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts.
Functional Description	<ul style="list-style-type: none"> Updated Figure 2.9. MIPI D-PHY Tx LP to HS Transition Flow Diagram on Data Lanes showing the virtual link between LP-11 and LP-Rqst. Updated Table 2.2. D-PHY Tx IP Core Signal Description removing the support of Avant devices from pll_clkos_i.

Revision 1.9, February 2023

Section	Change Summary
Functional Description	<ul style="list-style-type: none"> Updated Table 2.3. Attributes Table1 and Table 2.2. D-PHY Tx IP Core Signal Description. Updated the Hard D-PHY Module section and added the Soft D-PHY section. Deleted <i>The D-PHY Module provides the MIPI D-PHY physical serial data communication layer on which the protocols CSI-2 or DSI runs. This may be a hardened block or a soft logic implementation of the D-PHY using special IOs.</i> Deleted The LP11 state brings back the data lane from high-speed mode to low power mode in Global Operation Module section.
All	Deleted Appendix B. Limitations section.
Core Generation, Simulation, and Validation	Added <i>This IP has not been hardware validated in Lattice Avant</i> in the Core Validation section.
References	<p>Added reference links for below:</p> <ul style="list-style-type: none"> CrossLink-NX FPGA web page at www.latticesemi.com Certus-NX FPGA web page at www.latticesemi.com CertusPro-NX FPGA web page at www.latticesemi.com Avant-E Web Page at www.latticesemi.com

Revision 1.8, November 2022

Section	Change Summary
Functional Description	Added footnote 2 to Table 2.3. Attributes.
Core Generation, Simulation, and Validation	<ul style="list-style-type: none"> Updated the Generating the IP section heading. Updated the Running Functional Simulation section heading and revised step 1 of the Verilog procedure. Added the Constraining the IP section.
Ordering Part Number	Updated content to add part number for Avant.
Appendix A. Resource Utilization	Changed row to Software Version in Table A.1.
Appendix B. Limitations	General update to this section.

Revision 1.7.1, August 2022

Section	Change Summary
Introduction	<ul style="list-style-type: none"> Added Avant to the supported device families in general description. In Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts: <ul style="list-style-type: none"> Added Avant to the Supported FPGA Families; Added LATG1-500 to the Targeted Devices. In the Features section: <ul style="list-style-type: none"> Newly added maximum rate up to 1800 Mbps per lane for Avant devices in the Soft MIPI D-PHY Tx IP Core Features section.
Functional Description	<ul style="list-style-type: none"> Newly added the first paragraph regarding Avant device support to the External PLL section. Specified CSI-2/DSI D-PHY Transmitter IP is for CrossLink-NX devices in the Internal PLL section. Newly added pll_clkos_i port and its related data for Avant device support only to Table 2.2. D-PHY Tx IP Core Signal Description. Updated Target TX Line Rate (Mbps per Lane) values reflecting that for Avant devices in Table 2.3. Attributes Table.

Revision 1.7, August 2022

Section	Change Summary
Disclaimers	General update.
Introduction	<ul style="list-style-type: none"> In the Features section: <ul style="list-style-type: none"> Removed MIPI DSI and MIPI CSI-2 interfacing related feature; Changed to support <i>DSI Video Modes</i>; Changed <i>maximum rate up to 2500 Mbps per lane</i> for support of CrossLink-NX devices only in the Hard MIPI D-PHY Tx IP Core Features section; Changed <i>maximum rate up to 1500 Mbps per lane</i> for support of <i>CrossLink-NX</i>, <i>Certus-NX</i>, and <i>CertusPro-NX</i> devices in the Soft MIPI D-PHY Tx IP Core Features section.
Functional Description	<ul style="list-style-type: none"> Newly added input signal pll_clkos_i to Figure 2.1. D-PHY Tx IP Block Diagram with Both AXI4-Stream and LMMI Enabled, Figure 2.2. D-PHY Tx IP Block Diagram with AXI4-Stream Enabled and LMMI Disabled, Figure 2.3. D-PHY Tx IP Block Diagram with AXI4-Stream Disabled and LMMI Enabled, and Figure 2.4. D-PHY Tx IP Block Diagram with Both AXI4-Stream and LMMI Disabled. Updated the description of the External PLL section. Specified <i>CSI-2/DSI D-PHY Transmitter IP</i> is for <i>CrossLink-NX</i> devices in the Internal PLL section. Updated Target TX Line Rate (Mbps per Lane) values in Table 2.3. Attributes.

Revision 1.6, August 2021

Section	Change Summary
Functional Description	<ul style="list-style-type: none"> In Table 2.2. D-PHY Tx IP Core Signal Description, changed the description for: <ul style="list-style-type: none"> reset_n_i from synchronous active low system reset to asynchronous active low system reset ref_clk_i by removing the information on its minimum frequency when PLL mode is external. Updated values of TX Global Operation Timing Parameters from 1-63 to 1-255 in Table 2.3. Attributes Table. Updated register sizes in Table 2.7. D-PHY Tx Configuration Registers for Timing Parameters. <ul style="list-style-type: none"> Offset 0x1F-0x29: Updated t*[5:0] to t*[7:0]. Offset 0x2D-0x2E: Updated tSKEWCAL_INIT[9:0] to tSKEWCAL_INIT[15:0]. Offset 0x2F-0x30: Updated tSKEWCAL_PERIOD[9:0] to tSKEWCAL_PERIOD[15:0].

Revision 1.5, June 2021

Section	Change Summary
Introduction	Updated content including Table 1.1 to add CertusPro-NX support.
Functional Description	Updated Table 2.3.
Licensing and Evaluation	Updated content to add CertusPro-NX.
Ordering Part Number	Updated content to add part number for CertusPro-NX.

Revision 1.4, February 2021

Section	Change Summary
Functional Description	<ul style="list-style-type: none"> Removed ADC IP Core Native Interface from Table 1.1. Added ready_o output signal in Figure 2.1, Figure 2.2, Figure 2.3, and Figure 2.4. Added ready_o and updated c2d_ready_o port names in Table 2.2. D-PHY Tx IP Core Signal Description. Updated t_SKEWCAL-INIT and t_SKEWCAL-PERIOD attribute Values and Default in Table 2.3. Attributes Table.
Timing Diagrams	Added Initial Skew Calibration for Data Rates Above 1.5 Gbps section.

Revision 1.3, November 2020

Section	Change Summary
Introduction	<ul style="list-style-type: none"> Updated Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts. Updated Lattice Implementation. Updated reference to the Lattice Radiant Software User Guide. Added support for periodic deskew calibration to the Features section.
Functional Description	<ul style="list-style-type: none"> Added skewcal_period_en_i input port to Figure 2.1, Figure 2.2, Figure 2.3, and Figure 2.4. Updated Figure 2.6 and added contents to the Global Operation Module section. Added the skewcal_period_en_i signal under D-PHY Tx and updated axis_steady_o description in Table 2.2. D-PHY Tx IP Core Signal Description. Updated Table 2.3. Attributes Table. Added Transmitter attributes. Added TX Global Operation Timing Parameters attributes. Updated Clock attributes. Removed 0x03 Bit[0] data from Table 2.4. Hard Configured D-PHY Tx Configuration Registers (MIPI Programmable Bits). Updated Table 2.7. D-PHY Tx Configuration Registers for Timing Parameters.
Timing Diagrams	<ul style="list-style-type: none"> Added the Enable Periodic Skew Calibration section. Removed Figure 3.6 and Figure 3.7. Added bullets to internal signals in AXI4-Stream Device Slave section.
Core Generation, Simulation, and Validation	<ul style="list-style-type: none"> Updated reference to the Lattice Radiant Software User Guide. Updated Figure 4.1. Configure Block of D-PHY Tx. Updated Figure 4.2. Check Generating Result.
References	Updated reference to the Lattice Radiant Software User Guide.

Revision 1.2, August 2020

Section	Change Summary
Introduction	<ul style="list-style-type: none"> Updated Table 1.1. Updated the Hard MIPI D-PHY Tx IP Core Features and Soft MIPI D-PHY Tx IP Core Features sections.
Functional Description	General update to this section.
Signal Description	Updated Table 2.2. D-PHY Tx IP Core Signal Description.

Section	Change Summary
Attribute Summary	Updated Table 2.3. Attributes Table.
Internal Registers	Removed this section.
Core Generation, Simulation, and Validation	Updated figures in procedures.
Ordering Part Number	Added part numbers.
Appendix A. Resource Utilization	Added this section.
Appendix B. Limitations	Added this section.

Revision 1.1, February 2020

Section	Change Summary
Introduction	<ul style="list-style-type: none"> Updated Table 1.1 to add LIFCL-17 as targeted device. Updated Hard MIPI D-PHY Tx IP Core Features and Soft MIPI D-PHY Tx IP Core Features sections.
Attributes Table	Updated Table 2.1. Attributes Table.

Revision 1.0, December 2019

Section	Change Summary
All	Initial release.



www.latticesemi.com