Lattice Semiconductor Corporation
Home > Support > PCB Design Support > BGA Breakout and Routing Examples > 100-ball csBGA Breakout

100-ball csBGA Breakout and Routing Examples

These examples place a MachXO PLD in a 8x8 mm, 0.5 mm pitch, 100-ball csBGA package (LCMXO640-M100/MN100) into two fabrication scenarios. One for a 4-layer stack up with 100% I/O utilization and a second that uses some cost-cutting measures like relaxed trace width/space dimensions and 15% fewer I/Os.

Note: Example designs are not intended to be used for any particular application. Before applying any technique, confirm that your PCB fabrication service will support the dimensions specified.

EXE files Download Example #1

 

EXE files Download Example #2

 

100-ball csBGA (MN100) Example #1

Stackup and Drill Pairs

MN100stackup

 

Design Rules Example #1
Specification mm mils
Trace Width/Space 0.085/0.085 3/3
Ball Pad 0.23 9
Ball Mask 0.38 15
Escape Via Pad 0.45 18
Escape Via Drill 0.20 8
Escape Via Mask 0.60 24
Plane Antipad Space 0.55 22
Thermal Relief 0.65 26

Fabrication Notes

 
CAM Artwork Screenshots Example #1
Layer 1 PrimaryMN100_L1_Primary_ex1_Thumb Layer 2 GNDMN100_L2_GND_ex1_Thumb
Layer 3 PowerMN100_L3_VCC_ex1_Thumb Layer 4 SecondaryMN100_L4_Secondary_ex1_Thumb

100-ball csBGA (MN100) Example #2

Stackup and Drill Pairs

MN100stackup

 

Design Rules Example #2
Specification mm mils
Trace Width/Space 0.10/0.10 4/4
Ball Pad 0.23 9
Ball Mask 0.38 15
Escape Via Pad 0.45 18
Escape Via Drill 0.20 8
Escape Via Mask 0.60 24
Plane Antipad Space 0.55 22
Thermal Relief 0.65 26

Fabrication Notes

 
CAM Artwork Screenshots Example #2
Layer 1 PrimaryMN100_L1_Primary_ex2_Thumb Layer 2 GNDMN100_L2_GND_ex2_Thumb
Layer 3 PowerMN100_L3_VCC_ex2_Thumb Layer 4 SecondaryMN100_L4_Secondary_ex2_Thumb
Legal | Privacy Policy | Press | Careers | Investor Relations | Contact Us | Site Map | | Follow us  Lattice Semiconductor on Facebook  Lattice Semiconductor on Twitter  Lattice Semiconductor on YouTube  © Lattice Semiconductor Corporation 2013