Sign In
Home
Products
FPGA
LatticeSC/M
LatticeXP2
LatticeXP
LatticeECP2/M
LatticeECP & EC
MachXO
ispXPGA
FPSC
ORSPI4
ORLI10G
ORT82G5/42G5
ORT8850H/L
ORSO82G5/42G5
CPLD / SPLD
MachXO
ispMACH 4000ZE
ispMACH 4000Z
ispMACH 4000B/C/V
ispXPLD 5000MX
ispMACH 4A5
ispGAL
GAL
ispClock
ispClock5600A
ispClock5300S
Power Manager
Digital Interconnect
ispGDX2
Mature Devices
Design Software
ispLEVER Software Family
ispVM System
ORCAstra
PAC-Designer
Mico32 Development Tools
Software Archive
Licensing
Intellectual Property
Dev Kits & Hardware
Development Kits
High-Performance FPGA
Non-Volatile FPGA
Low-Cost FPGA
CPLD Boards
Mixed Signal Boards
Interface Hardware
Mature Board Products
Programming Cables
3rd Party Programming Support
Desktop Programmer
Socket Adapters
Solutions
Technology Solutions
PCI Express
Ethernet
Memory Interfaces
Market Solutions
Consumer
Automotive
Military and Aerospace
Partners Solutions
Packaging and Lead Free
BGA
TQFP
RoHS - Lead Free
China RoHS
Support
Technical Support
Training
Events
Webcasts
Forums
Licensing
Design Services
University Program
Quality and Reliability
Part Number Guide
Documents
Application Notes
Data Sheets
Handbooks
Installation Guides
Release Notes
System Diagrams
User Manuals
White Papers
Downloads
Software
BSDL Models
Design Files
IBIS Models
IP and Reference Designs
HSPICE Models
Sales
Americas
USA & Canada
Latin America
Asia / Pacific
Australia
China
India
Israel
Japan
New Zealand
SE Asia
South Korea
Taiwan
Europe and Africa
Online Store
Discontinued Devices
Store
Silicon Devices
Software, Cables & Boards
About Us
Press
Corporate News
Product News
Financial News
Articles By Lattice
Customer Comments
Newsletters
Company Profile
Corporate Management
Locations
Market Background
Lattice Market Position
Product Profile
Applications Overview
Operations Profile
Investor Relations
Governance
Financial Information
Careers
Legal
Contact Us
Home
>
Support
> Forums
Lattice Forums
In Detail
Training
Events
Webcasts
Forums
Design Services
University Program
Quality and Reliability
Part Number Guide
FPGAs, FPSCs, CPLDs and SPLDs
LatticeSC
LatticeXP2
LatticeXP
MachXO
LatticeECP2/M
LatticeEC/ECP
ispXPGA
FPSC and ORCA Series 4
CPLDs and SPLDs
Mixed Signal Devices
ispClock
Power Manager
Digital Interconnect (GDX2)
Other mixed signal devices
Design Tools and IP
ispLEVER
IP and Reference Designs
LatticeMico32
Other design tools
(ispVM, ispPAC, eval boards etc)
ispLEVER Known Issues
6.0
|
6.1
|
6.1 SP1
|
6.1 SP2
7.0
|
7.0 SP1
|
7.0 SP2
Other Topics
Application Specific
General
(non-device specific questions on RoHS, packaging, reliability, timing etc)
Search All Forums
Note: All Lattice FAQs now appear in the relevant sections of our online forums.
Recent Threads
LFXP3C-3T100C I/O
How to use PLL in VHDL
MachXO self programming
What is DQSC used for and carification of READ signal
When using 8b10b encoding and 16-bit gearing, how can I determine where an 8-bit comma character will appear in the RX 16-bit LatticeSC FPGA/PCS interface data?
Hot Socket capabilities of LatticeSC and LatticeECP2M SERDES I/O
SPI4.2 Reset Sequence
[ORCAstra][JTAG module]