New Account     Sign In         see this page in Japanese

PCI Express Solutions

Documents & Downloads

PCI Express Chips Banner GraphicPCI Express (Peripheral Component Interconnect Express) is a high performance, scalable, well defined standard for a wide variety of computing and communications platforms.  It has been defined to provide software compatibility with existing PCI drivers and operating systems.  Lattice provides customers with low-cost and low-power programmable solutions that are ready-to-use right out of the box.  For PCI Express a full suite of tested and interoperable solutions is available that includes:

Silicon IP Development Kit, Boards & Demos
Test & Interop Reports

SILICON

Three Industry Leading Programmable PCI Express Platforms

ECP3 IP Page Graphic ECP2M logo LatticeSC Logo - Small
Low Cost Digital SERDES
  • PCI Express v1.1 compliant
Low Cost Digital SERDES
  • PCI Express v1.1 compliant
High Performance Analog SERDES
  • PCI Express v1.1 compliant
  • Ideal for long PCI Express based backplanes
Up to 16 Channels per Device
  • Useful for multi-protocol bridging
Up to 16 Channels per Device
  • Useful for multi-protocol bridging
Up to 32 Channels per Device
  • Useful for multi-protocol bridging
Complete End to End Solution
  • PIPE compliant PCS
  • PCI Express x1 and x4 soft IP available
Complete End to End Solution
  • PIPE compliant PCS
  • PCI Express x1 and x4 soft IP available
Complete End-to-End Solution
  • Rich PCS functionality
  • flexiMAC and MACO LTSSM provide complete PHY and DL
    functionality in hard gates for x1 and x4 implementations
  • Soft Transaction Layer
Very Low Power
  • 110mW Per Channel Typical @ 3.2Gbps
Very Low Power
  • 90mW Per Channel Typical @ 2.5Gbps
Very Low Power
  • 105mW Per Channel Typical @ 3.125Gbps
Low Cost FPGA Fabric
  • High end features at low cost
Low Cost FPGA Fabric
  • High end features at low cost
Extreme Performance FPGA Fabric
  • 500MHz block level performance

 

IP

Lattice provides a comprehensive portfolio of soft and hard PCI Express IP, including DMA and Memory Controllers. By targeting the LatticeECP3, LatticeECP2M and LatticeSC/M platforms, developers will drastically reduce cost, power and footprint over competitive solutions.

PCI Express Stack

Key

Soft IP Reference Design MACO flexiMAC MACO LTSSM PCS

 

RELATED  IP  CORES
IP Vendor LatticeECP3 LatticeECP2M LatticeSCM
PCI Express Endpoint IP Core (x1, x4) Lattice checkmark checkmark  
DDR SDRAM Controller - Pipelined Lattice checkmark checkmark checkmark
DDR2 SDRAM Controller - Pipelined Lattice checkmark checkmark checkmark
Scatter-Gather Direct Memory Access (DMA) Controller Lattice checkmark checkmark checkmark
PCS Pipe Lattice checkmark checkmark  
Hard PCI Express x1 and x4 Lattice     checkmark
Hard Memory Controller Lattice     checkmark
XpressLite PCIe x1 Controller for LatticeECP2M FPGAs PLDA   checkmark  

 

DEVELOPMENT KITS, BOARDS & DEMOS

Our Development Kits combine application specific evaluation boards, evaluation PCI Express IP, relevant reference designs and host software and drivers in one comprehensive package. The Solution Kits allow a potential user to quickly and seamlessly evaluate the Lattice PCI Express Solutions portfolio, and to use it as a basis for customer specific PCI Express development.

Also listed below are the various boards and demos for PCI Express.

DEVELOPMENT KITS & Demos LatticeECP3 LatticeECP2M LatticeSCM
PCI Express Development Kit for LatticeECP3
- Basic Demo
- Throughput Demo
- Scatter-Gather DMA Demo
 checkmark    
PCI Express Development Kit for LatticeECP2M
- Basic Demo
- Throughput Demo
- Scatter-Gather DMA Demo
   checkmark  
PCI Express Development Kit for LatticeSCM
- Basic Demo
- Throughput Demo
- Scatter-Gather DMA Demo
     checkmark
BOARDS LatticeECP3 LatticeECP2M LatticeSCM
LatticeECP3 PCI Express Solutions Board  checkmark    
LatticeECP3 Serial Protocol Evaluation Board  checkmark    
LatticeECP2M PCI Express x1 / x4 Solutions Board    checkmark  
LatticeECP2M PCI Express x4 Evaluation Board    checkmark  
LatticeECP2M SERDES Evaluation Board    checkmark  
LatticeSC PCI Express x4 and x8 Evaluation Boards      checkmark
LatticeSC PCI Express x1 Evaluation Board      checkmark

TEST & INTEROPERABILITY REPORTS


Lattice tests all critical components of the PCI Express stack rigorously, and puts a great deal of emphasis on interoperability with proven 3rd party silicon platforms. The following test documentation is available for customer review.

PMA Electrical Characterization

PCI SIG Testing

Lattice is a regular participant of the PCI SIG and its Compliance Workshop programs. Testing is done on Lattice designed PCI Express End Point Add-in cards. All PCI Express End Point solutions have undergone rigorous testing and are currently compliant to Version 1.1 of the PCI Express specification. The following test are performed at the SIG:

  • Electrical Testing – Examines device and card signal quality for eye pattern, jitter and bit error rate.
  • Configuration Space Testing – Examines configuration space in the device by verification of required fields and values
  • Link and Transaction Protocol Testing – Tests device behavior for link-level and transaction layer protocols.

Interoperability

Lattice PCI Express solution undergo peer to peer compatibility tests with various motherboards and processors. These tests are held internally as well as at the PCI SIG Compliance Workshops. The Lattice PCI Express solutions have successfully completed interoperability with over 20 motherboards with a variety of processors.