Sign In         see this page in JapaneseKorean language homepageChinese language homepage

Power Manager: Digital Power Management for Analog DC-DC Converters

In Detail
Documents & Downloads
See Also

Power Manager II

Introducing the Lattice ispPAC® Power Manager II family that integrates intelligent power sequencing and preci­sion fault monitoring technology with power supply voltage margining and trimming using digital closed loop technology – all in a single low-cost chip!

Power Manager II

More of the Best: Power Manager II devices contain precision threshold comparators for monitoring power supplies for faults, a 10-bit Analog-to-Digital (ADC) converter for measuring power supply voltages, Digital-to-Analog Converters (DAC) to control power supply output voltages, programmable logic to intel­ligently control power supply sequencing and generation of supervisory signals, programmable timers for controlling the speed of the power supply turn on/off process, charge pumped drivers for driving n-Channel MOSFETs, digital inputs for controlling and monitoring system-level signals, and an I2C interface.

Power Manager

ispPAC Power Manager devices combine Lattice Semiconductor's innovative ispPAC programmable analog and CPLD technologies. Programmable analog inputs support highly accurate, simultaneous monitoring of multiple power supply nodes (up to 12), while an on-chip ruggedized CPLD offers the most efficient mechanism to generate control signals for power supply sequencing and supervisory signal generation.

Design Made Simple with PAC-Designer Software

The PAC-Designer PC-Based design tool provides a powerful new approach to design, integrate, and program power supply management circuits of your circuit board.

Verify your designs directly on a Power Manager II evaluation board

The PAC-POWR1220AT8 evaluation board allows the designer to quickly configure and evaluate the ispPAC-POWR1220AT8, ispPAC-POWR1014, ispPAC-POWR1014A and ispPAC-POWR6AT6 device on a fully assembled printed-circuit board.

Power Manager Device Family Selector Table
Family Power Manager II Power Manager
Parameter POWR1220AT8 POWR1014A POWR1014 POWR607 POWR6AT6 POWR1208 POWR604 POWR1208P1
Number of Analog Input Pins 12 10 10  6 6 12 6 12
Number of Programmable Comparators 24 20 20  6 - 12 6 12
Trip Points Per Input 368 368 368  192 - 192 192 384
Typical Precision 0.20% 0.30% 0.30%  0.30% - 0.90% 0.90% 0.50%
Lowest Supply Voltage Monitored 0.7V 0.7V 0.7V  0.7V - 1.2V 1.2V 0.7V
Power-Off Detection 75 mV 75 mV 75 mV  75 mV
 - None None 80 mV
Number of CPLD Macrocells 48 24 24  16 - 16 8 16
Number of Outputs 20 & 8 trim outputs
 14 14  7 6 trim outputs 8 4 8
Number of FET Drivers 4 2 2  2 - 4 0 4
Number of Trim Outputs (DACs) 8 None None  None 6 None None None
ADC Support Yes (10 bit)
 Yes (10 bit) No  No Yes(10 bit) No No No
I2C Interface Yes Yes No  No Yes No No No
Operating Voltage 2.8V to 3.9V 2.8V to 3.9V 2.8V to 3.9V  2.6V to 3.9V
 2.8V to 3.9V 2.25V to 5.5V 2.25V to 5.5V 2.7V to 5.5V
Package 100-pin TQFP 48-pin TQFP 48-pin TQFP
 32-pin QFN
 32-pin QFN 44-pin TQFP 44-pin TQFP 44-pin TQFP

Features

  • The first programmable analog + digital solution!
  • Ruggedized CPLD provides efficient implementation of sequencing, monitoring and supervisory signal logic
  • Programmable analog input thresholds monitor both standard and non-standard power supply voltages
  • Programmable TrimCells for Power Supply Voltage Trimming *
  • Programmable delay timers (32us to 2 seconds) provide flexible timing control
  • Internal 8MHz oscillator provides on-chip clock generation
  • High voltage MOSFET driver outputs provide power supply ramp rate control
  • I2C Interface For Voltage measurement *
  • LVTTL/LVCMOS inputs and open drain outputs (logic I/O) for supervisory signal generation and control
  • JTAG In-System Programmable with E2CMOS configuration storage
  • Flexible control for efficient power supply tracking
  • Margining Power Supply *

* - New on Power Manager II