New Account
Sign In
Home
Products
FPGA
LatticeECP4
LatticeECP3
LatticeECP2/M
LatticeSC/M
LatticeXP2
MachXO2
MachXO
iCE40
CPLD
MachXO2
MachXO
iCE40
ispMACH 4000ZE
Clock Manager
ispClock5600A
ispClock5300S
ispClock5400D
Platform & Power Manager
Platform Manager
Power Manager II
Mature Devices
Design Software
Lattice Diamond
iCEcube2
ispLEVER Classic
LatticeMico System
ispVM System
ORCAstra
PAC-Designer
ispLEVER Software
Software Archive
Licensing
Intellectual Property
Dev Kits & Hardware
Development Kits
High-Performance FPGA
Non-Volatile FPGA
Low-Cost FPGA
CPLD Boards
Mixed Signal Boards
Interface Hardware
Mature Board Products
Programming Cables
3rd Party Programming
Desktop Programmer
Socket Adapters
Vertical Market Solutions
Lattice Breakout Board Eval Kits
iCE Programming Hardware
Solutions
Technology Solutions
PCI Express Solutions
Ethernet
Memory Interfaces
Market Solutions
Wireless
Industrial
Consumer
Automotive
Video & Display
Wireline
Security & Surveillance
Partners Solutions
Easy Interfacing to USB
Texas Instruments
Packaging
BGA
TQFP
RoHS, Lead & Halogen Free
China RoHS
Support
Hot Topics
Programming and Configuration Resources
DDR and Device Input-Output Resources
Training
Events
Webcasts
FAQs
Forums
Licensing
Design Services
Quality and Reliability
Part Number Guide
PCNs
Videos
Documents
Application Notes
Data Sheets
Handbooks
Installation Guides
Release Notes
System Diagrams
User Manuals
White Papers
Downloads
BSDL Models
DELPHI Models
Design Files
HSPICE Models
IBIS Models
IP and Reference Designs
Software
Sales
Americas
USA & Canada
Latin America
Asia / Pacific
Australia
China
India
Japan
New Zealand
South Korea
Taiwan & SE Asia
Europe and Africa
Online Store
Discontinued Devices
Store
Silicon Devices
Software, Cables & Boards
FPGA Boards
CPLD Boards
Mixed Signal Boards
About Us
Press
Corporate News
Product News
Financial News
Articles
Comments
Newsletters
Company Profile
Corporate Management
Locations
Investor Relations
Jobs
Legal
Contact Us
Home
>
Products
>
Mature Devices
>
LatticeECP & EC
> Multiple Low Cost Configuration Options
Multiple Low Cost Configuration Options
In Detail
Optimized FPGA Architecture for Low Cost Applications
Flexible sysIO Buffers & sysCLOCK PLLs
Dedicated sysDDR circuitry
Multiple Low Cost Configuration Options
Documents & Downloads
Application Notes
Reference Designs
White Papers
View All
See Also
LatticeEC/ECP Forum
Only Lattice ECP/EC supports direct boot-up from standard, third party, SPI serial flash
Optimized SPI devices provide 75% lower cost over proprietary boot PROM solution - Ideal for consumer application/high volume solutions
Cut the configuration time by 25% compared to boot PROM solution
78% smaller package size and PCB footprint - Perfect for tight board space
Feature set optimized for mainstream applications
Logic, memory, sysIO, sysCLOCK PLLs, DDR and sysDSP
Legal
|
Privacy Policy
|
Press
|
Careers
|
Investor Relations
|
Contact Us
|
Site Map
|
Feedback
| Follow us
© Lattice Semiconductor Corporation 2012