This 33MHz 32-Bit PCI Target Reference Design has been optimized for use in Lattice's PLDs. This PCI Target design is used to interface a Back End Device that doesn't support the PCI protocol to the PCI Bus. The Back End interface can be modified to meet the requirements of the interfacing system. Using the design's fully-developed and automated test bench to verify its functionality will get both new and experienced designers up and running fast. This design conforms to the PCI 2.2 specification.
|Tested Devices*||Performance||I/O Pins||Design Size||Revision|
|LFE3-70E-8FN484C||>33 MHz||111||250 LUTs||3.4|
|LFXP2-5E-5FT256C||>33 MHz||111||252 LUTs||3.4|
* May work in other devices as well.
Note: The performance and design sizes shown above are estimates only. The actual results may vary depending upon the chosen parameters, timing constraints, and device implementation. See the design's documentation for details. All coding and design work was done on a PC platform unless noted otherwise.