Lattice Semiconductor Corporation
Home > Products > Intellectual Property > Lattice IP Cores > 2D Scaler

2D Scaler IP Core

Documents & Downloads

Overview

LatticeCOREThe 2D Scaler IP core converts input video frames of one size to output video frames of a different size. Its flexible architecture supports a wide variety of scaling algorithms. The highly-configurable design takes advantage of the embedded DSP blocks available in Lattice FPGAs. A simple I/O handshake makes the core suitable for either streaming video or bursty input video data. In-system input and output frame size update is possible on a frame basis.

Features

Performance and Resource Utilization

LatticeECP31
Max Input Frame Size Max Output Frame Size Parallel Processing Dynamic Taps Pixel Width Coeff Width Registers LUTs Slices EBRs 9x9 Mult. fMAX
720x480 1280x720 No No 4x4 8 9 955 1343 948 4 8 271
1280x720 720x480 Yes No 4x4 8 9 1113 1338 996 7 16 246
1280x720 1920x1080 Yes Yes 4x4 8 9 1522 1829 1356 9 24 275

1. Performance and utilization data are generated targeting a LFE3-35EA-8FN484C device using Lattice Diamond 1.3 and Synplify Pro E-2011.03L software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP3 family.

LatticeECP2M/S1
Max Input Frame Size Max Output Frame Size Parallel Processing Dynamic Taps Pixel Width Coeff Width Registers LUTs Slices EBRs 9x9 Mult. fMAX
720x480 1280x720 No No 4x4 8 9 953 1278 936 4 8 249
1280x720 720x480 Yes No 4x4 8 9 1116 1267 991 7 16 262
1280x720 1920x1080 Yes Yes 4x4 8 9 1515 1715 1362 9 24 268

1. Performance and utilization data are generated targeting a LFE2M20E-7F484C device using Lattice Diamond 1.3 and Synplify Pro E-2011.03L software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP2M family.

LatticeECP2/S1
Max Input Frame Size Max Output Frame Size Parallel Processing Dynamic Taps Pixel Width Coeff Width Registers LUTs Slices EBRs 9x9 Mult. fMAX
720x480 1280x720 No No 4x4 8 9 955 1278 936 4 8 248
1280x720 720x480 Yes No 4x4 8 9 1116 1267 991 7 16 263
1280x720 1920x1080 Yes Yes 4x4 8 9 1515 1715 1362 9 24 269

1. Performance and utilization data are generated targeting a LFE2-20E-7F484C device using Lattice Diamond 1.3 and Synplify Pro E-2011.03L software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP2 family.

LatticeXP21
Max Input Frame Size Max Output Frame Size Parallel Processing Dynamic Taps Pixel Width Coeff Width Registers LUTs Slices EBRs 9x9 Mult. fMAX
720x480 1280x720 No No 4x4 8 9 953 1278 936 4 8 220
1280x720 720x480 Yes No 4x4 8 9 1116 1267 991 7 16 233
1280x720 1920x1080 Yes Yes 4x4 8 12 1515 1715 1362 9 24 238

1. Performance and utilization data are generated targeting a LFXP2-17E-7F484C device using Lattice Diamond 1.3 and Synplify Pro E-2011.03L software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeXP2 family.

Ordering Information

Family Part Number
LatticeECP3 SCALER-E3-U1
LatticeECP2M/S SCALER-PM-U1
LatticeECP2/S SCALER-P2-U1
LatticeXP2 SCALER-X2-U1


IP Version: 2.0
Evaluate: To download a full evaluation version of this IP, go to the IPexpress tool and click the IP Server button in the toolbar. All LatticeCORE IP cores and modules available for download will be visible.  For more information on viewing/downloading IP please read the IP Express Quick Start Guide.
Purchase: To find out how to purchase the IP Core, please contact your local Lattice Sales Office.

Legal | Privacy Policy | Press | Careers | Investor Relations | Contact Us | Site Map | | Follow us  Lattice Semiconductor on Facebook  Lattice Semiconductor on Twitter  Lattice Semiconductor on YouTube  © Lattice Semiconductor Corporation 2012