Lattice Semiconductor Corporation
Home > Products > Intellectual Property > Lattice IP Cores > Advanced FIR Filter

Advanced FIR Filter

Documents & Downloads

Overview

IPexpress User Configurable LogoA FIR (Finite Impulse Response) filter performs a convolution of an input data sequence with the filter's impulse response (the discrete- time inverse Fourier transform of its desired frequency response), which is stored in memory. The equation for performing the convolution is given by
FIR Filter Formula
where yn is the filter output at sample n, xn-i is the value of the filter input i samples in the past, and hi is the ith value of the filter impulse response.

FIR Filter

The Lattice Advanced FIR Filter v.4.0 IP core is an advanced, widely configurable, multi-channel FIR filter, implemented using high-performance sysDSPTM blocks available in Lattice devices.  In addition to single rate filters, the IP core also supports a range of poly-phase decimation and interpolation filters.  By specifying the number of multipliers, designers can control tradeoffs between utilization and throughput, enable the optimal design for their requirements.  The IP core uses full internal precision while allowing variable output precision sith several choices for saturation and rounding.  The coefficients of the filter can be specified at generation time with the option of reloading them during run-time through the input ports.

Features

 

Performance and Resource Utilization

Results for LatticeECP21
Mode   SLICEs  LUTs  Registers  sysDSP blocks  sysMEM EBRs fMAX (MHz) 
4 channels, 64 taps,  multiplier  122 122 242 1 2 370
1 channels, 32 taps, 32 multipliers  415 268 806 8 0 309
1 channel, 32 taps, 8 multiplies 378 530 622 2 0 322
1 Performance and utilization characteristics are generated targeting LFE2-50E-7F672C using Lattice's ispLEVER® v.7.1 software. When using this IP core in a different density, speed, or grade within the LatticeECP2 family or in a different software version, performance may vary.
Results for LatticeECP2M1
Mode   SLICEs  LUTs  Registers  sysDSP blocks  sysMEM EBRs fMAX (MHz) 
4 channels, 64 taps,  multiplier  122
122 242 1 2
370
1 channels, 32 taps, 32 multipliers  415 268 806 8
0
298
1 channel, 32 taps, 8 multiplies 378 530 622 0
0 325
1 Performance and utilization characteristics are generated targeting LFE2M-50E-7F672C using Lattice's ispLEVER® v.7.1 software. When using this IP core in a different density, speed, or grade within the LatticeECP2M family or in a different software version, performance may vary.
Results for LatticeXP21
Mode   SLICEs  LUTs  Registers  sysDSP blocks  sysMEM EBRs fMAX (MHz) 
4 channels, 64 taps,  multiplier  122
122
242
1 2
314
1 channels, 32 taps, 32 multipliers  415
268
806
8
0
314
1 channel, 32 taps, 8 multiplies 378
530
622
2
0
324
1 Performance and utilization characteristics are generated targeting LFXP2-40E-7F672C using Lattice's ispLEVER® v.7.1 software. When using this IP core in a different density, speed, or grade within the LatticeXP2 family or in a different software version, performance may vary.

Ordering Information

Part Numbers:
For LatticeECP2: FIR-COMP-P2-U4
For LatticeECP2m: FIR-COMP-PM-U4
For LatticeXP2:  FIR-COMP-X2-U4

To download a full evaluation version of this IP, please go to the Lattice IP Server tab in the IPexpress Main Window. All ispLeverCORE IP modules available for download are visible on this tab.

To find out how to purchase the Advanced FIR Filter IP v.4.0 Core, please contact your local Lattice Sales Office.

Legal | Privacy Policy | Press | Careers | Investor Relations | Contact Us | Site Map | | Follow us  Lattice Semiconductor on Facebook  Lattice Semiconductor on Twitter  Lattice Semiconductor on YouTube  © Lattice Semiconductor Corporation 2012