New Account     Sign In        

DDR2 SDRAM Controller - Pipelined

In Detail
Documents & Downloads
See Also

Overview

IPexpress User Configurable LogoThe Double Data Rate (DDR) Synchronous Dynamic Random Access Memory (SDRAM) Controller is a general-purpose memory controller that interfaces with industry standard DDR2 SDRAM. The memory controller provides a generic command interface to the user's application. This interface reduces the effort to integrate the module with the remainder of the application and minimizes the need to deal with the DDR2 SDRAM command interface. The timing parameters for the memory can be set through the signals that are input to the core as part of the configuration interface. This enables switching between different memory devices and modification of timing parameters to suit the application using the same netlist.

DDR SDRAM Controller - Pipelined Block Diagram

Features

  • Interfaces to Industry Standard DDR2 SDRAM
  • High-Performance DDR2 533/400/333/266/200/133 operation
  • Programmable Burst Lengths of 4 or 8
  • Programmable CAS Latency of 3, 4, 5 or 6 Cycles
  • Intelligent Bank Management to Minimize ACTIVE Commands
  • Supports All Standard DDR Commands
  • Synchronous Implementation for Reliable Operation
  • Command Pipeline to Maximize Throughput
  • Up to 4 chip selects for multiple DIMM support
  • Supports all Common Memory Configurations
    • SDRAM data path widths of 8, 16, 32, 64 and 72 bits
    • Variable address widths for different memory devices
    • Programmable timing parameters
    • Byte level writing through Data Mask signals
    • Burst termination

The DDR2 SDRAM Controller - Pipelined is available as an IPexpress user configurable IP core, which allows the configuration of the IP and generation of a netlist and simulation file for use in designs. Please note that generating a bitstream may be prevented or the bitstream may have time logic present unless a license for the IP is purchased.

 

Performance and Resource Utilization

LatticeECP31
Parameter Settings2 SLICEs LUTs Registers I/O fMAX (MHz)3
User Guide Table 1 parameter defaults 1532 1891 1969 253 266 MHz (533 DDR2)

1.Performance and utilization characteristics are generated using LFE3-95E-8FN1156CES in Lattice ispLEVER 8.0 software. When using this IP core in a different density, speed or grade within the LatticeECP3 family, performance may vary.
2.SDRAM data path width of 32 bits.
3.The DDR2 IP core can operate at 266 MHz (533 DDR2) in the fastest speed-grade (-8) when the data width is 64 bits or less and 2 or fewer chip selects are used. For help with designs running at 266 MHz, contact your local sales office.

LatticeECP2M1
Parameter Settings2 SLICEs LUTs Registers I/O fMAX (MHz)3
User Guide Table 1 parameter defaults 1558 1834 1341 253 266 MHz (533 DDR2)

1.Performance and utilization characteristics are generated using LFECP2M-35E-6F672C in Lattice ispLEVER 8.0 software. When using this IP core in a different density, speed or grade within the LatticeECP2M/S family, performance may vary.
2.SDRAM data path width of 32 bits.
3.The DDR2 IP core can operate at 266 MHz (533 DDR2) in the fastest speed-grade (-7) when the data width is 64 bits or less and 2 or fewer chip selects are used. For help with designs running at 266 MHz, contact your local sales office.

LatticeECP21
Parameter Settings2 SLICEs LUTs Registers I/O fMAX (MHz)3
User Guide Table 1 parameter defaults 1558 1834 1941 253 266 MHz (533 DDR2)

1.Performance and utilization characteristics are generated using LFECP2-50E-6F672C in Lattice ispLEVER 8.0 software. When using this IP core in a different density, speed or grade within the LatticeECP2/S family, performance may vary.
2.SDRAM data path width of 32 bits.
3.The DDR2 IP core can operate at 266 MHz (533 DDR2) in the fastest speed-grade (-7) when the data width is 64 bits or less and 2 or fewer chip selects are used. For help with designs running at 266 MHz, contact your local sales office.

LatticeSC/M1
Parameter Settings2 SLICEs LUTs Registers I/O fMAX (MHz)
User Guide Table 1 parameter defaults 1467 1760 1885 253 266 MHz (533 DDR2)

1.Performance and utilization characteristics are generated using LFSC3GA25E-6F900C in Lattice ispLEVER 8.0 software. When using this IP core in a different density, speed or grade within the LatticeSC/M family, performance may vary.
2.SDRAM data path width of 32 bits.

LatticeXP21
Parameter Settings2 SLICEs LUTs Registers I/O fMAX (MHz)
User Guide Table 1 parameter defaults 1556 1832 1941 241 200 MHz (400 DDR2)

1.Performance and utilization characteristics are generated using LFXP2-17E-6F484C in Lattice ispLEVER 8.0 software. When using this IP core in a different density, speed or grade within the LatticeXP2 family, performance may vary.
2.SDRAM data path width of 32 bits.

 

Ordering Information

Family Part Number
LatticeECP3 DDR2-P-E3-U6
LatticeECP2M DDR2-P-PM-U6
LatticeECP2 DDR2-P-P2-U6
LatticeSC DDR2-P-SC-U6
LatticeXP2 DDR2-P-X2-U6


IP Express Version: 6.7
Evaluate: To download a full evaluation version of this IP, go to the Lattice IP Server tab in the IPexpress Main Window.  All ispLeverCORE IP cores and modules available for download are visible on this tab.
Purchase: To find out how to purchase the IP Core, please contact your local Lattice Sales Office.